

AW-XB533NF-PUR

**IEEE 802.11 a/b/g/n/ac/ax Wi-Fi
+ Bluetooth 5.2 Combo SIP Module
With M.2 2230 Adaptor Board**

Datasheet

Rev.A

DF

(For Standard)

Features

WiFi

- 802.11a/b/g/n/ac/ax compliant, dual-band capable (2.4/5 GHz).
- 5 GHz: 20/40/80-MHz channels, 1024-QAM, 2x2 MIMO providing up to 1.2 Gbps PHY data rate.
- 2.4 GHz: 20/40-MHz channels, 1024-QAM, 2x2 MIMO providing up to 574 Mbps PHY data rate.
- 802.11ax STA mode and Soft AP mode with 11ax scheduled access.
- Supports 802.11d, h, k, r, v, w, ai.
- Zero-wait dynamic frequency selection (DFS): Background channel availability check (CAC) scan for immediate switch to candidate DFS channel.
- On-chip power amplifiers and low-noise amplifiers.
- Supports multipoint external coexistence interface to optimize bandwidth utilization with other co-located wireless technologies such as LTE.
- Fast VSDB (Virtual Simultaneous Dual Band)
- Security:
 - WPA, WAPI STA, WPA2 (Enterprise) and WPA3 (Enterprise) support for powerful encryption and authentication
 - AES and TKIP in hardware for faster data encryption and IEEE 802.11i compatibility
 - Reference WLAN subsystem provides Wi-Fi Protected Setup (WPS)
- Worldwide regulatory support: Global products supported with worldwide homologated design
- Integrated Arm® Cortex® R4 processor with tightly coupled memory for complete WLAN subsystem functionality. This architecture offloads the host processor completely from WLAN functionality.

Bluetooth

- Bluetooth 5.2 (BDR + EDR + BLE).
- All Bluetooth 5.0/5.1/5.2 optional features supported including LE-Audio.
- Dedicated Bluetooth RF path for best WLAN-BT coexistence performance.
- Bluetooth Class 1 or Class 2 transmitter operation.
- Supports extended synchronous connections (eSCO), for enhanced voice quality by allowing for retransmission of dropped packets.
- Adaptive frequency hopping (AFH) for reducing radio frequency interference.
- Interface support, host controller interface (HCI) using a high-speed UART interface and PCM/I2S for audio data.
- Supports multiple simultaneous Advanced Audio Distribution.
- Profiles (A2DP) for stereo sound.
- On-chip memory includes 512 KB SRAM and 2 MB ROM.



AzureWave Technologies, Inc.

Revision History

Document NO: R2-2533NF-DST-01

[illegible]

Table of Contents


Features	錯誤! 尚未定義書籤。
Revision History	3
Table of Contents	4
1. Introduction	5
1.1 Product Overview	5
1.2 Block Diagram.....	5
1.3 Specifications Table	6
1.3.1 General	6
1.3.2 WLAN.....	6
1.3.3 Bluetooth	8
1.3.4 Operating Conditions.....	9
2. Pin Definition	10
2.1 Pin Map.....	10
2.2 Pin Table.....	11
3. Electrical Characteristics	14
3.1 Absolute Maximum Ratings	14
3.2 Recommended Operating Conditions.....	14
3.3 Digital IO Pin DC Characteristics.....	14
3.4 Host Interface.....	15
3.4.1 UART Interface.....	15
3.4.2 PCIe Interface.....	17
3.5 Power up Timing Sequence	18
3.6 Power Consumption*	22
3.6.1 WLAN.....	22
3.6.2 Bluetooth	22
4. Mechanical Information	23
4.1 Mechanical Drawing.....	23
5. Packaging Information	24

1. Introduction

1.1 Product Overview

The AW-XB533NF-PUR module provides the highest level of integration for Commercial and Consumer systems, with integrated IEEE 802.11 a/b/g/n/ac/ax MAC/baseband/radio (dual-core 2x2 MIMO), Bluetooth 5.2+ Isochronous. It provides a small form-factor solution with minimal external components to drive down cost and allows for platform design flexibility in size, form, and function.

1.2 Block Diagram



AW-XB533NF-PUR Block Diagram

1.3 Specifications Table

1.3.1 General

Features	Description
Product Description	IEEE 802.11 a/b/g/n/ac/ax Wi-Fi + Bluetooth 5.2 Combo SIP Module
Major Chipset	Infineon CYW55572 (486-ball WLCSP)
Host Interface	WiFi + BT ● PCIe + UART
Dimension	22mm x 30mm x 2.06mm
Form factor	● M.2 2230 E key
Antenna	IPEX MHF4 connector Receptacle (20449) ANT1(Main) : WiFi/Bluetooth → TX/RX ANT2(Aux) : WiFi → TX/RX
Weight	TBD

1.3.2 WLAN

Features	Description
WLAN Standard	IEEE 802.11 a/b/g/n/ac/ax 2T2R
WLAN VID/PID	N/A
WLAN SVID/SPID	N/A
Frequency Range	WLAN: 2.4 GHz / 5GHz Band
Modulation	DSSS DBPSK(1Mbps), DQPSK(2Mbps), CCK(11/5.5Mbps) OFDM BPSK(9/6Mbps/MCS0), QPSK(18/12Mbps/MCS1~2), 16-QAM(36/24Mbps/MCS3~4), 64-QAM(72.2/54/48Mbps/MCS5~7), 256-QAM(MCS8~9), 1024-QAM(MCS10~11)
Number of Channels	802.11b: USA, Canada and Taiwan – 1 ~ 11 Most European Countries – 1 ~ 13 Japan – 1 ~ 13

	802.11g: USA and Canada – 1 ~ 11 Most European Countries – 1 ~ 13 802.11n: USA and Canada – 1 ~ 11 Most European Countries – 1 ~ 13 802.11a: USA – 36, 40, 44, 48, 52, 56, 60, 64, 100, 104, 108, 112, 116, 120, 124, 128, 132, 136, 140, 149, 153, 157, 161, 165				
Output Power	2.4G				
		Min	Typ	Max	Unit
	11b (11Mbps) @EVM<35%	TBD	TBD	TBD	dBm
	11g (54Mbps) @EVM≤-27 dB	TBD	TBD	TBD	dBm
	11n (HT20 MCS7) @EVM≤-28 dB	TBD	TBD	TBD	dBm
	11n (HT40 MCS7) @EVM≤-28 dB	TBD	TBD	TBD	dBm
	5G				
		Min	Typ	Max	Unit
	11a (54Mbps) @EVM≤-25 dB	TBD	TBD	TBD	dBm
	11n (HT20 MCS7) @EVM≤-27 dB	TBD	TBD	TBD	dBm
	11n (HT40 MCS7) @EVM≤-27 dB	TBD	TBD	TBD	dBm
	11ac (VHT20 MCS8) @EVM≤-30 dB	TBD	TBD	TBD	dBm
	11ac (VHT40 MCS9) @EVM≤-32 dB	TBD	TBD	TBD	dBm
	11ac (VHT80 MCS9) @EVM≤-32 dB	TBD	TBD	TBD	dBm
	11ax (HE80 MCS11) @EVM≤-35 dB	TBD	TBD	TBD	dBm
Receiver Sensitivity	2.4G				
		Min	Typ	Max	Unit
	11b (11Mbps)		TBD	TBD	dBm
	11g (54Mbps)		TBD	TBD	dBm
	11n (HT20 MCS7)		TBD	TBD	dBm
	11n (HT40 MCS7)		TBD	TBD	dBm

	5G(n/ac packets with LDPC)				
		Min	Typ	Max	Unit
	11a (54Mbps)		TBD	TBD	dBm
	11n (HT20 MCS7)		TBD	TBD	dBm
	11n (HT40 MCS7)		TBD	TBD	dBm
	11ac (VHT20 MCS8)		TBD	TBD	dBm
	11ac (VHT40 MCS9)		TBD	TBD	dBm
	11ac (VHT80 MCS9)		TBD	TBD	dBm
	11ax (HE80 MCS11)		TBD	TBD	dBm
Data Rate	802.11b: 1, 2, 5.5, 11Mbps 802.11g: 6, 9, 12, 18, 24, 36, 48, 54Mbps 802.11n: MCS0~7 HT20/HT40 802.11a: 6, 9, 12, 18, 24, 36, 48, 54Mbps 802.11ac: MCS0~8 VHT20 802.11ac: MCS0~9 VHT40/VHT80 802.11ax: MCS10~11 HE20/HE40/HE80				
Security	<ul style="list-style-type: none"> ● WEP ● WPA/WPA2/WPA3 Enterprise with 192-bit encryption ● WMM, WMM-PS (U-APSD), WMM-SA ● AES (hardware accelerator), ● TKIP (hardware accelerator) ● CKIP (software support) 				

* If you have any certification questions about output power please contact FAE directly

1.3.3 Bluetooth


Features	Description				
Bluetooth Standard	Bluetooth 5.2				
Bluetooth VID/PID	N/A				
Frequency Range	2400~2483.5MHz				
Modulation	GFSK (1Mbps), $\pi/4$ DQPSK (2Mbps) and 8DPSK (3Mbps)				
Output Power		Min	Typ	Max	Unit
	BDR	TBD	TBD	TBD	dBm
	EDR	TBD	TBD	TBD	dBm
	Low Energy (2MHz)	TBD	TBD	TBD	dBm
Receiver Sensitivity		Min	Typ	Max	Unit
	BDR	TBD	TBD	TBD	dBm
	EDR	TBD	TBD	TBD	dBm
	Low Energy (2MHz)	TBD	TBD	TBD	dBm

1.3.4 Operating Conditions


Features	Description
Operating Conditions	
Voltage	3.3V
Operating Temperature	-40°C to 85°C
Operating Humidity	less than 85% R.H.
Storage Temperature	-40°C to 125°C
Storage Humidity	less than 60% R.H.
ESD Protection	
Human Body Model	TBD
Changed Device Model	TBD

2. Pin Definition

2.1 Pin Map



PIN DEFINED (TOP VIEW)



PIN DEFINED (BOTTOM VIEW)

AW-XB533NF-PUR Pin Map

2.2 Pin Table

Pin No	Definition	Basic Description	Voltage	Type
1	GND	Ground.		GND
2	VBAT	3.3V power pin	3.3V	VCC
3	NC	Floating Pin, No connect to anything.		
4	VBAT	3.3V power pin	3.3V	VCC
5	NC	Floating Pin, No connect to anything.		
6	NC	Floating Pin, No connect to anything.		
7	GND	Ground.		GND
8	BT_PCM_CLK	PCM clock; can be master (output) or slave (input).	1.8V	I/O
9	NC	Floating Pin, No connect to anything.		
10	BT_PCM_SYNC	PCM sync; can be master (output) or slave (input), or SLIMbus data.	1.8V	I/O
11	NC	Floating Pin, No connect to anything.		
12	BT_PCM_OUT	PCM data output.	1.8V	O
13	NC	Floating Pin, No connect to anything.		
14	BT_PCM_IN	PCM data input.	1.8V	I
15	NC	Floating Pin, No connect to anything.		
16	NC	Floating Pin, No connect to anything.		
17	NC	Floating Pin, No connect to anything.		
18	GND	Ground.		GND
19	NC	Floating Pin, No connect to anything.		
20	BT_HOST_WAKE	Bluetooth HOST_WAKE.	3.3V	I/O
21	GPIO_0_WL_HOST_WAKE	WL Host Wake.	1.8V	O
22	BT_UART_TXD	UART Serial Output. Serial data output for the HCI UART interface.	1.8V	O
23	NC	Floating Pin, No connect to anything.		

32	BT_UART_RXD	UART serial input. Serial data input for the HCI UART interface.	1.8V	I
33	GND	Ground.		GND
34	BT_UART_RTS_N	UART request-to-send. Active-low request-to-send signal for the HCI UART interface. BT LED control pin.	1.8V	O
35	PCIE_RDP	PCIE Receiver Differential Pair Positive Input		I
36	BT_UART_CTS_N	UART clear-to-send. Active-low clear-to-send signal for the HCI UART interface.	1.8V	I
37	PCIE_RDN	PCIE Receiver Differential Pair Negative Input		I
38	NC	Floating Pin, No connect to anything.		
39	GND	Ground.		GND
40	NC	Floating Pin, No connect to anything.		
41	PCIE_TDP	PCIE Transmitter Differential Pair Positive Output		O
42	BT_DEV_WAKE	Bluetooth DEVICE WAKE	1.8V	I/O
43	PCIE_TDN	PCIE Transmitter Differential Pair Negative Output		O
44	NC	Floating Pin, No connect to anything.		
45	GND	Ground.		GND
46	NC	Floating Pin, No connect to anything.		
47	PCIE_REFCLKP	PCIE Differential Pair Clock Source (100 MHz) Positive Input.		I
48	NC	Floating Pin, No connect to anything.		
49	PCIE_REFCLKN	PCIE Differential Pair Clock Source (100 MHz) Negative Input.		I
50	LPO_IN	External Sleep Clock Input (32.768 kHz)	3.3V	I
51	GND	Ground.		GND
52	PCIE_PERST_L	PCIe System Reset. This input is the PCIe reset as defined in the PCIe base specification v1.1		I
53	PCIE_CLKREQ_L	PCIe clock request signal which indicates when the REFCLK to the PCIe interface can be gated.	3.3V	OD
54	BT_REG_ON	Used by the PMU (OR-gated with WL_REG_ON) to power up the internal CYW55572 regulators. If both the BT_REG_ON and WL_REG_ON pins are low, the regulators are disabled. When this pin is low and WL_REG_ON is high, the BT section is in reset.	3.3V	I
55	PCIE_PME_L	PCI power management event output. Used to request a	3.3V	OD

		change in the device or system power state. The assertion and deassertion of this signal is asynchronous to the PCIe reference clock. This signal has an open-drain output structure, as per the PCI Bus Local Bus Specification, revision 2.3		
56	WL_REG_ON	Used by the PMU to power up the WLAN section. It is also OR-gated with the BT_REG_ON input to control the internal CYW55572 regulators. When this pin is high, the regulators are enabled and the WLAN section is out of reset. When this pin is low the WLAN section is in reset. If both the BT_REG_ON and WL_REG_ON pins are low, the regulators are disabled.	3.3V	I
57	GND	Ground.		GND
58	NC	Floating Pin, No connect to anything.		
59	LHL_GPIO2	Miscellaneous General Purpose I/O	1.8V	I/O
60	NC	Floating Pin, No connect to anything.		
61	LHL_GPIO3	Miscellaneous General Purpose I/O	1.8V	I/O
62	NC	Floating Pin, No connect to anything.		
63	GND	Ground.		GND
64	NC	Floating Pin, No connect to anything.		
65	NC	Floating Pin, No connect to anything.		
66	NC	Floating Pin, No connect to anything.		
67	NC	Floating Pin, No connect to anything.		
68	BT_CLK_REQ	A Bluetooth clock request.	1.8V	I/O
69	GND	Ground.		GND
70	NC	Floating Pin, No connect to anything.		
71	NC	Floating Pin, No connect to anything.		
72	VBAT	3.3V power pin	3.3V	VCC
73	NC	Floating Pin, No connect to anything.		
74	VBAT	3.3V power pin	3.3V	VCC
75	GND	Ground.		GND

3. Electrical Characteristics

3.1 Absolute Maximum Ratings

Symbol	Parameter	Minimum	Typical	Maximum	Unit
VBAT	DC supply for the VBAT and PA driver supply	-0.5	-	6.0	V
Tj	Maximum junction temperature	-	-	125	°C

3.2 Recommended Operating Conditions

Symbol	Parameter	Minimum	Typical	Maximum	Unit
VBAT	Power supply for Internal Regulator	3.0	3.3	4.8	V

3.3 Digital IO Pin DC Characteristics

Symbol	Parameter	Minimum	Typical	Maximum	Unit
Digital I/O pins, VDDIO=1.8V					
V_{IH}	Input high voltage	$0.65 \times V_{DDIO}$	-	-	V
V_{IL}	Input low voltage	-	-	$0.35 \times V_{DDIO}$	V
V_{OH}	Output high voltage	$V_{DDIO} - 0.45$	-	-	V
V_{OL}	Output Low Voltage	-	-	0.45	V

3.4 Host Interface

3.4.1 UART Interface

The AW-XB533NF-PUR UART is a standard 4-wire interface (RX, TX, RTS, and CTS) with adjustable baud rates from 9600 bps to 4.0 Mbps. The baud rate may be selected through a vendor-specific UART HCI command.


UART has a 1040-byte receive FIFO and a 1040-byte transmit FIFO to support EDR. Access to the FIFOs is conducted through the AHB interface through either DMA/CPU. The UART supports the Bluetooth 5.0 UART HCI specification. The default baud rate is 115.2 Kbaud.

The AW-XB533NF-PUR UART can perform XON/XOFF flow control and includes hardware support for the Serial Line Input Protocol (SLIP). It can also perform wake-on activity. For example, activity on the RX or CTS inputs can wake the chip from a sleep state.

Normally, the UART baud rate is set by a configuration record downloaded after device reset and the host does not need to adjust the baud rate. Support for changing the baud rate during normal HCI UART operation is included through a vendor-specific command that allows the host to adjust the contents of the baud rate registers. The AW-XB533NF-PUR UARTs operate correctly with the host UART as long as the combined baud rate error of the two devices is within $\pm 2\%$.

UART Interface Signals

PIN No.	Name	Description	Type
F3	BT_UART_TXD	Bluetooth UART Serial Output. Serial data output for the HCI UART Interface	O
F4	BT_UART_RXD	Bluetooth UART Series Input. Serial data input for the HCI UART Interface	I
G2	BT_UART_RTS_N	Bluetooth UART Request-to-Send. Active-low request-to-send signal for the HCI UART interface	O
G5	BT_UART_CTS_N	Bluetooth UART Clear-to-Send. Active-low clear-to-send signal for the HCI UART interface.	I



UART Timing


	Reference Characteristics	Minimum	Typical	Maximum	Unit
1	Delay time, BT_UART_CTS_N low to BT_UART_TXD valid	–	–	1.5	Bit periods
2	Setup time, BT_UART_CTS_N high before midpoint of stop bit	–	–	0.5	Bit periods
3	Delay time, midpoint of stop bit to BT_UART_RTS_N high	–	–	0.5	Bit periods

3.4.2 PCIe Interface

The PCI Express (PCIe) core in AW-XB533NF-PUR is a high-performance serial I/O interconnect that is protocol compliant and electrically compatible with the PCI Express Base Specification v3.0 running at Gen2 speeds. This core contains all the necessary blocks, including logical and electrical functional sub blocks to perform PCIe functionality and maintain high-speed links, using existing PCI system configuration software implementations without modification.

Organization of the PCIe core is in logical layers: Transaction Layer, Data Link Layer, and Physical Layer, as shown in Figure 20. A configuration or link management block is provided for enumerating the PCIe configuration space and supporting generation and reception of System Management Messages by communicating with PCIe layers.

Each layer is partitioned into dedicated transmit and receive units that allow point-to-point communication between the host and AW-XB533NF-PUR device. The transmit side processes outbound packets whereas the receive side processes inbound packets. Packets are formed and generated in the Transaction and Data Link Layer for transmission onto the high-speed links and onto the receiving device. A header is added at the beginning to indicate the packet type and any other optional fields.



3.5 Power up Timing Sequence


AW-XB533NF-PUR has two signals that allow the host to control power consumption by enabling or disabling the Bluetooth, WLAN, and internal regulator blocks. These signals are described below. Additionally, diagrams are provided to indicate proper sequencing of the signals for various operational states. The timing values indicated are minimum required values; longer delays are also acceptable.

Description of Control Signals

- **WL_REG_ON**: Used by the PMU to power up the WLAN section. It is also OR-gated with the BT_REG_ON input to control the internal AW-XB533NF-PUR regulators. When this pin is high, the regulators are enabled and the WLAN section is out of reset. When this pin is low the WLAN section is in reset. If both the BT_REG_ON and WL_REG_ON pins are low, the regulators are disabled.
- **BT_REG_ON**: Used by the PMU (OR-gated with WL_REG_ON) to power up the internal AW-XB533NF-PUR regulators. If both the BT_REG_ON and WL_REG_ON pins are low, the regulators are disabled. When this pin is low and WL_REG_ON is high, the BT section is in reset.

Note


- AW-XB533NF-PUR has an internal power-on reset (POR) circuit. The device will be held in reset for a maximum of 110 ms after VDDC and VDDIO have both passed the POR threshold. Wait at least 150 ms after VDDC and VDDIO are available before initiating PCIe accesses.
- VBAT and VDDIO should not rise 10%–90% faster than 40 microseconds.



***Notes:**

1. VBAT and VDDIO should not rise 10%–90% faster than 40 microseconds.
2. VBAT should be up before or at the same time as VDDIO. VDDIO should NOT be present first or be held high before VBAT is high.


WLAN = ON, Bluetooth = ON



***Notes:**

1. VBAT and VDDIO should not rise 10%–90% faster than 40 microseconds.
2. VBAT should be up before or at the same time as VDDIO. VDDIO should NOT be present first or be held high before VBAT is high.


WLAN = OFF, Bluetooth = OFF



***Notes:**

1. VBAT and VDDIO should not rise 10%–90% faster than 40 microseconds.
2. VBAT should be up before or at the same time as VDDIO. VDDIO should NOT be present first or be held high before VBAT is high.


WLAN = ON, Bluetooth = OFF



***Notes:**

1. VBAT and VDDIO should not rise 10%–90% faster than 40 microseconds.
2. VBAT should be up before or at the same time as VDDIO. VDDIO should NOT be present first or be held high before VBAT is high.

WLAN = OFF, Bluetooth = ON



There is variation of about +/-30% on above timing numbers

WLAN Power-Up Sequence for PCIe Host

3.6 Power Consumption*

3.6.1 WLAN

TBD

* The power consumption is based on Azurewave test environment, these data for reference only.


3.6.2 Bluetooth

TBD

* The power consumption is based on Azurewave test environment, these data for reference only.

4. Mechanical Information

4.1 Mechanical Drawing



TOLERANCE UNLESS OTHERWISE SPECIFIED: $\pm 0.15\text{mm}$

5. Packaging Information

TBD