

AW-CU484

IEEE 802.15.4 and Bluetooth LE 5.0 wireless microcontroller Stamp LGA Module

Datasheet

Rev. E

DF

(For STD)

1

FORM NO.: FR2-015_A Responsible Department: WBU Expiry Date: Forever The information contained herein is the exclusive property of AzureWave and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of AzureWave.



Features

Benefits

- Very low current solution for long battery life
- Single chip device to run stack and application
- System BOM is low in component count and cost
- Flexible sensor interfacing
- Embedded NTAG

Radio

- 2.4 GHz IEEE 802.15.4 2011 compliant
- 2.4 GHz Bluetooth Low Energy 5.0 compliant
- Bluetooth Low Energy 5.0 2Mbps high data rate
- Improved co-existence with WiFi
- 1.9 V to 3.6 V supply voltage
- Antenna Diversity control
- 32 MHz XTAL cell with internal capacitors, able with suitable external XTAL to meet the required accuracy for radio operation over the operating conditions
- Integrated RF balun
- Integrated Ultra Low-power sleep oscillator
- Deep Power-down current 350 nA (with wakeup from IO)
- 128-bit or 256-bit AES security processor
- MAC accelerator with packet formatting,
 CRCs, address check, auto-acks, timers

Microcontroller

- Application CPU, Arm Cortex-M4 CPUs:
 - Arm Cortex-M4 processor, running at a frequency of up to 48 MHz.
 - Arm built-in Nested Vectored Interrupt Controller (NVIC)

- Memory Protection Unit (MPU)
- Non-maskable Interrupt (NMI) with a selection of sources
- Serial Wire Debug (SWD) with 8 breakpoints and 4 watch points
- System tick timer
- Includes Serial Wire Output for enhanced debug capabilities.
- On-Chip memory
 - o 640 KB flash
 - o 152 KB SRAM
- 12 MHz to 48 MHz system clock speed for low-power
- 2 x I2C-bus interface, operate as either master or slave
- 10 x PWM
- 2 x Low-power timers
- 2 x USART, one with flow control
- 2 x SPI-bus, master or slave
- 1 x PDM digital audio interface with a hardware based voice activity detector to reduce power consumption in voice applications. Support for dual-channel microphone interface, flexible decimators, 16 entry FIFOs and optional DC blocking.
- 19-channel DMA engine for efficient data transfer between peripherals and SRAM, or SRAM to SRAM. DMA can operate with fixed or incrementing addresses. Operations can be chained together to provide complex functionality with low CPU overhead.



- Up to four GPIOs can be selected as pin interrupts (PINT), triggered by rising, falling or both input edges.
- Two GPIO grouped interrupts (GINT) enable an interrupt based on a logical (AND/OR) combination of input states.
- 32-bit Real Time clock (RTC) with 1 s resolution. A timer in the RTC can be used to wake from Sleep, Deep-sleep and Powerdown, with 1 ms resolution
- Voltage Brown Out with 8 programmable thresholds
- 8-input 12-bit ADC, 190 kS/sec. HW support for continuous operation or single conversions, single or multiple inputs can be sampled within a sequence. DMA operation can be linked to achieve low overhead operation.
- 1 x analog comparator
- Battery and temperature sensors
- Watchdog timer and POR
- Standby power controller
- Up to 22 Digital IOs (DIO)
- 1 x Quad SPIFI for accessing an external flash device

- Integrated NTAG I2C plus device, NFC Forum
 Type 2
- Random Number Generator engine
- AES engine AES-128 to 256
- Hash hardware accelerator support SHA-1 and SHA-256
- EFuse:
 - o 128-bit random AES key
 - configuration modes
 - Trimming
- ISO7816 smart card digital interface which with a suitable external analogue device can operate as a smart card reader

Applications

- ZigBee 3.0, Thread networks
- Bluetooth Low Energy 5.0 networks
- Robust and secure low-power wireless applications
- Smart lighting, door locks, thermostats and home automation
- Wireless sensor networks



Revision History

Document NO: R2-2484-DST-01

Version	Revision Date	DCN NO.	Description	Initials	Approved
Α	2020/6/22	DCN017604	Initial Version	Shihhua Huang	NC Chen
В	2020/7/2	DCN017677	Correct BT output power	Shihhua Huang	NC Chen
С	2020/12/4	DCN019432	 Add Thread features Modify chapter 1.3 info Update power consumption 	Shihhua Huang	NC Chen
D	2021/4/22	DCN021245	*Changed to new format ■ Modify Block Diagram	Shihhua Huang	NC Chen
E	2021/8/30	DCN023041	Modify chapter 1.3 info	Shihhua Huang	NC Chen



Table of Contents

Revision History	4
Table of Contents	5
1. Introduction	6
1.1 Product Overview	6
1.2 Block Diagram	7
1.3 Specifications Table	8
1.3.1 General	8
1.3.2 Bluetooth	8
1.3.3 Zigbee	8
1.3.4 Operating Conditions	9
2. Pin Definition	10
2.1 Pin Map	10
2.2 Pin Table	11
3. Electrical Characteristics	13
3.1 Recommended Operating Conditions	13
3.2 Absolute Maximum Ratings	13
3.3 AC characteristics	14
3.3.1 Reset and Supply Voltage Monitor	14
3.3.2 USART timing	15
3.3.3 SPIFI timing	16
3.3.4 PWM timing	17
3.3.5 DMIC timing	17
3.3.6 SPI timing	
3.4 Power Consumption [*]	20
4. Mechanical Information	21
4.1 Mechanical Drawing	21
5. Packaging Information	22
5.1 Tape & Reel Picture	22
5.2 Packing Picture	22
5.3 Inside of Inner Box Picture	23
5.4 Inner Box Picture	23
5.5 Inside of Carton Picture	24
5.6 Carton and Label Picture	24



1. Introduction

1.1 Product Overview

AzureWave Technologies, Inc. introduces the pioneer of the IEEE 802.15.4 Zigbee and Bluetooth module --- AW-CU484. The AW-CU484 is ultra-low power, high performance Arm® Cortex®-M4 based wireless microcontrollers supporting Zigbee 3.0, Thread and Bluetooth Low Energy 5.0 networking stack to facilitate home and building automation, smart lighting, smart locks and sensor network applications.

The AW-CU484 includes a 2.4 GHz Bluetooth Low Energy 5 (supporting eight simultaneous connections) compliant transceiver, a 2.4 GHz IEEE 802.15.4 compliant transceiver and a comprehensive mix of analog and digital peripherals. Ultra-low current consumption in both radio receive and transmit modes and also in the power down modes allow use of coin cell batteries.

The product has 640 KB embedded Flash and 152 KB RAM memory. The embedded flash can support Over the Air (OTA) code download to applications. The devices include 10-channel PWM, two timers, one RTC/alarm timer, a Windowed Watchdog Timer (WWDT), two USARTs, two SPI interfaces, two I2C interfaces, a DMIC subsystem including a dual-channel PDM microphone interface with voice activity detector, one 12-bit ADC, temperature sensor and comparator.


The AW-CU484 variant has an internal NFC tag with connections to the external NFC antenna.

The Arm Cortex-M4 is a 32-bit core that offers system enhancements such as low power consumption, enhanced debug features, and a high level support of the block integration.

The Arm Cortex-M4 CPU, operates at up to 48 MHz.



1.2 Block Diagram



AW-CU484 BLOCK DIAGRAM



1.3 Specifications Table

1.3.1 General

Features	Description
Product Description	IEEE 802.15.4 and Bluetooth LE 5.0 1T1R (Stamp LGA)
Major Chipset	K32W061 (QFN 40p)
Host Interface	Zigbee + BT ● UART
Dimension	15mm x 19.615mm x 2.45mm (Tolerance remarked in mechanical drawing)
Form factor	Stamp LGA Module
Antenna	Main : Zigbee/ Bluetooth → TX/RX
Weight	1.2g

1.3.2 Bluetooth

Features	Description					
Bluetooth Standard	Bluetooth Low Energy 5	.0				
Bluetooth VID/PID	N/A					
Frequency Rage	2402~2480MHz	2402~2480MHz				
Modulation	GFSK (1Mbps), Π/4 DQPSK (2Mbps) and 8DPSK (3Mbps)					
Output Power (Board Level Limit)*	Low Energy (1MHz) Low Energy (2MHz)					
Receiver Sensitivity	Min Typ Max Unit Low Energy (1MHz) -94 -87 dBm Low Energy (2MHz) -90 -84 dBm					

^{*} If you have any certification questions about output power please contact FAE directly.

1.3.3 Zigbee

Features	Description
WLAN Standard	IEEE 802.15.4 1T1R
WLAN VID/PID	N/A



WLAN SVID/SPID	N/A					
Frequency Rage	2.4 GHz: 2.405 ~ 2.48	0 GHz				
Modulation	O-QPSK					
Number of Channels	· ·	■ USA, NORTH AMERICA, Canada and Taiwan – 11 ~ 24				
	2.4G					
Output Power		Min	Тур	Max	Unit	
(Board Level Limit)*	15.4 (0.25Mbps) @EVM<35%	8	10	12	dBm	
	2.4G					
Receiver Sensitivity		Min	Тур	Max	Unit	
	15.4 (0.25Mbps)		-97	-94	dBm	
Data Bata	Zigbee:					
Data Rate	802.15.4: 0.25Mbps					
Security	■ 128-bit AES-CCM standard.	■ 128-bit AES-CCM modes as specified by the IEEE802.15.4 2006				

^{*} If you have any certification questions about output power please contact FAE directly.


1.3.4 Operating Conditions

Features	Description				
	Operating Conditions				
Voltage	Power supply for host: 1.9V ~ 3.6V				
Operating Temperature	-40°C ~ 85°C				
Operating Humidity	less than 85%R.H.				
Storage Temperature	-40°C ~ 125°C				
Storage Humidity	less than 60%R.H.				
	ESD Protection				
Human Body Model	3KV				
Changed Device Model	500V				



2. Pin Definition

2.1 Pin Map



AW-CU484 Pin Map (Top View)



2.2 Pin Table

Pin No	Definition	Basic Description	Voltage	Туре
1	LB	NFC tag antenna input B		
2	LA	NFC tag antenna input A		
3	PIO_0/SPI1_SCK	General Purpose digital Input/ Output 0		Ю
4	PIO_1/SPI1_MISO	General Purpose digital Input/ Output 1		Ю
5	PIO_2/SPI1_MOSI	General Purpose digital Input/ Output 2		Ю
6	PIO_3/SPI1_SSEL N0	General Purpose digital Input/ Output 3		Ю
7	PIO_4/PWM4-PU	General Purpose digital Input/ Output 4		Ю
8	PIO_5/ISP_ENTRY	General Purpose digital Input/ Output 5		Ю
9	PIO_6/PWM6-PD	General Purpose digital Input/ Output 6		Ю
10	PIO_7/PWM7-PD	General Purpose digital Input/ Output 7		Ю
11	PIO_8/USART0_T XD	UART0_TX		Ю
12	PIO_9/USART0_R XD	UART0_RX		Ю
13	PIO_10/I2C0_SCL	General Purpose digital Input/ Output 10		Ю
14	PIO_11/I2C0_SDA	General Purpose digital Input/ Output 11		Ю
15	PIO_12/SWCLK	General Purpose digital Input/ Output 12		Ю
16	PIO_13/SWDIO	General Purpose digital Input/ Output 13		Ю
17	PIO_14/ADC0	General Purpose digital Input/ Output 14		Ю
18	PIO_15/ADC1	General Purpose digital Input/ Output 15		Ю
19	PIO_16/SPIFI_CS N	General Purpose digital Input/ Output 16		Ю
20	GND	Ground.		GND
21	GND	Ground.		GND



22	VDD	Power supply	1.9 ~3.6V	VDD
23	PIO_17/SPIFI_IO3	General Purpose digital Input/ Output 17		Ю
24	PIO_18/SPIFI_CLK	General Purpose digital Input/ Output 18		Ю
25	PIO_19/SPIFI_IO0	General Purpose digital Input/ Output 19		Ю
26	PIO_20/SPIFI_IO2	General Purpose digital Input/ Output 20		Ю
27	PIO_21/SPIFI_IO1	General Purpose digital Input/ Output 21		Ю
28	RSTN	Reset. Active low.		I
29	GND	Ground.		GND
30	GND	Ground.		GND
31	GND	Ground.		GND
32	RF	RF out.		0
33	GND	Ground.		GND



3. Electrical Characteristics

3.1 Recommended Operating Conditions

Symbol	Parameter	Minimum	Typical	Maximum	Unit
VDD	DCDC voltage	1.9		3.6	V

3.2 Absolute Maximum Ratings

Symbol	Parameter	Minimum	Typical	Maximum	Unit
V _L X	LA and LB pin voltage	-0.3		4.6	V _{peak}
V _{DD}	Supply voltage DCDC input	-0.3		3.96	V
V _{IO}	IO pins voltage	-0.3		3.96	V
V _{RST}	RSTIN voltage	-0.3		3.96	V
V _{ADC}	ADC pins voltage	-0.3		3.96	V



3.3 AC characteristics

3.3.1 Reset and Supply Voltage Monitor

Symbol	Parameter	Conditions	Min	Typical	Max	Unit
trst	Reset time	External reset pluse width to		500		us
trst	1103Ct time	initiate reset sequence		300		us
	Reset high	External threshold voltage,				
\mathbf{V}_{rh}	voltage	for reset to be sampled high	0.7xVDDE			V
	voltage	(inactive)				
Vrl	Reset low	External threshold voltage			0.7xVDDE	V
• "	voltage	for reset to be low (active)			0.7XVDDL	V
	Power-on	Rise time > 10 ms				
V _{th(POR)}	reset	rising		1.85		V
• til(FOK)	threshold	falling		1.75		V
	voltage	laiiiig		1.70		V
t _{STAB}	Stabilisatio	Time after release of reset			1.9	ms
tSIAB	n time	until application runs			1.5	1113
I _{DD}	Supply	Chip current when held in		132		uA
100	current	reset, VDDE = 3 V		102		u/ t
		Chip current when held in				
l	Brownout	reset when voltage is above				
Irst(bod	reset	power-on-reset threshold		46		uA
vbat)	current	but				
		below brownout threshold				




Fig 1. Reset signal timing



3.3.2 USART timing

Table 1. USART master timing (in synchronous mode)

Symbol	Parameter	Conditions	Min	Typical	Max	Unit
T _{SU(D)}	Data set-up time		45			ns
t _{h(D)}	Data hold time		5			ns
t _{V(Q)}	Data output valid time		0		25	ns
t _{CY(SCLK)}	SCLK frequency				5	MHz

Table 2. USART slave timing (in synchronous mode)

Symbol	Parameter	Conditions	Min	Typical	Max	Unit
T _{SU(D)}	Data set-up time		5			ns
t _{h(D)}	Data hold time		5			ns
t _{V(Q)}	Data output valid time		0		55	ns
t _{CY(SCLK)}	SCLK frequency				5	MHz




Fig 2. USART interface timings



3.3.3 SPIFI timing

Table 3. SPIFI timing

Symbol	Parameter	Conditions	Min	Typical	Max	Unit
t _{cy(CLK)}	Clock cycle time		30.0			ns
t _{DS}	Data set-up time		3			ns
t _{DH}	Data hold time		3			ns
t _{V(Q)}	Data output valid time				5	ns
t _{H(Q)}	Data output hold time		-10.5			ns
	Duty cycle		40		60	%
t _{ss}	SSEL set-up time, time SSEL is low before first SCK edge.		0.5		-1	SCK cycles
t _{SH}	SSEL hold time, time SSEL is low after last SCK.		0.5			SCK cycles




Fig 3. SPIFI interface timings



3.3.4 PWM timing

Symbol	Parameter	Conditions	Min	Typical	Max	Unit
t _{sk}	Output skew time		0		10	ns

3.3.5 DMIC timing

Symbol	Parameter	Conditions	Min	Typical	Max	Unit
t _{cy(CLK)}	DMIC CLK frequency				2	MHz
	Duty cycle		48		52	%
t _{DS}	Data set-up time		25			ns
t _{DH}	Data hold time		1		-	ns




Fig 4. DMIC interface timings



3.3.6 SPI timing

Table 4. SPI master timing

Symbol	Parameter	Conditions	Min	Typical	Max	Unit
t _{DS}	Data set-up time		10			ns
t _{DH}	Data hold time		5			ns
t _{V(Q)}	Data output valid time		-2		15	ns
t _{cy(SLK)}	SCK frequency		0.01		8	MHz
	Duty cycle		45	50	55	%
t _{ss}	SSEL low before SCK edge ^[1]		1			SCK cycles
t _{SH}	SSEL low after last SCK edge ^[2]		0.5			SCK cycles

^[1] Pre-delay can be configured to increase this time in steps of 1 SCK cycle

Table 5. SPI slave timing

Symbol	Parameter	Conditions	Min	Typical	Max	Unit
t _{DS}	Data set-up time		12			ns
t _{DH}	Data hold time		5			ns
t _{V(Q)}	Data output valid time		0		35	ns
t _{cy(SLK)}	SCK frequency				8	MHz
tss	SSEL low before SCK edge ^[1]		1			ns
t _{SH}	SSEL low after last SCK edge ^[2]		0.5		-	ns

^[1] Pre-delay can be configured to increase this time in steps of 1 SCK cycle

^[2] Post-delay can be configured to increase this time in steps of 1 SCK cycle

^[2] Post-delay can be configured to increase this time in steps of 1 SCK cycle






Fig 5. SPI master interface timings




Fig 6. SPI slave interface timings



3.4 Power Consumption*

Zigbee

No	ltem	VDD_IN=3.3V			
-		Max.	Avg.	Unit.	
1	Power deep down*(2)	0.763	0.276	uA	
2	Power down mode with no RAM retention *(1)(2)	1.42	0.902	uA	
3	Power active with radio Tx 10dBm	15.84	15.82	mA	
4	Power active with radio RX	6.33	6.27	mA	


BLE


No	_	VDD IN	I=3.0V(PIN_	22)
	Item	Max.	Avg.	Unit.
1	Deep power-down (everything is powered off, wake-up on HW reset only)	0.549	0.227	uA
2	Power-Down (wake-up on HW reset or an IO event, wake-up timer ON, 32 kHz FRO on, no SRAM retention).	1.21	0.839	uA
3	Deep Power-Down-IO. Everything is powered off, wake-up on HW reset only or an event on any of the 22 GPIOs and NTAG interrupt) (for K32W061)	0.658	0.347	uA
4	Sleep	2.59	2.24	mA
5	RX Idle	2.69	2.35	mA
6	Advertising mode	2.21	1.89	uA




4. Mechanical Information

4.1 Mechanical Drawing











5. Packaging Information

Tape reel = 1 Box = 700 pcsCarton = 3 Boxes = 2,100 pcs

5.1 Tape & Reel Picture



5.2 Packing Picture



AFFIX PACKING LABEL



5.3 Inside of Inner Box Picture



PINK BUBBLE WRAP

5.4 Inner Box Picture



AFFIX PACKING LABEL



5.5 Inside of Carton Picture

1 Carton = 3 Boxes



5.6 Carton and Label Picture

