

AW-XH327-PUR

IEEE 802.11 a/b/g/n/ac/ax Wi-Fi

+ Bluetooth 6.0 Combo SIP Module

Datasheet

Rev.B

DF

(For Standard)



Features

Wi-Fi

- 802.11a/b/g/n/ac/ax compliant, dual-band capable (2.4/5 GHz)
- 5GHz: 20/40/80-MHz channels, 1024-QAM, 2x2 MIMO providing up to 1.2 Gbps PHY data rate
- 2.4 GHz: 20 MHz channels, 1024-QAM, 2x2
 MIMO providing up to 574 Mbps PHY date rate
- 802.11ax STA mode and Soft AP mode with 11ax scheduled access
- Supports 802.11d, h, k, r, v, w, ai
- Zero-wait dynamic frequency selection (DFS): Background channel availability check (CAC) scan for immediate switch to candidate DFS channel
- On-chip power amplifiers and low-noise amplifiers
- Supports 2 and 3-antenna configurations
- Supports multipoint external coexistence interface to optimize bandwidth utilization with other co-located wireless technologies such as LTE
- Fast VSDB (Virtual Simultaneous Dual Band)
- Worldwide regulatory support: Global products supported with worldwide homologated design
- Integrated Arm® Cortex® R4 processor with tightly coupled memory for complete WLAN subsystem functionality. This architecture offloads the host processor completely from

- WLAN functionality.
- Transmission and reception of HE-SU and HE-ER-SU PPDU.
- Reception of HE-MU PPDU -OFDMA/MU-MIMO Frame.
- Transmission of HE-TB PPDU (Uplink MU OFDMA).

Bluetooth

- Bluetooth 6.0 (BDR + EDR + BLE).
- All Bluetooth 5.0/5.1/5.2 optional features supported including LE-Audio.
- Supports ISOAL HCI Enhancement (6.0) to enhance low latency and high reliable audio
- Dedicated Bluetooth RF path for best WLAN-BT coexistence performance.
- Bluetooth Class 1 or Class 2 transmitter operation.
- Supports extended synchronous connections (eSCO), for enhanced voice quality by allowing for retransmission of dropped packets.
- Adaptive frequency hopping (AFH) for reducing radio frequency interference.
- Interface support, host controller interface (HCI) using a high-speed UART interface and PCM for audio data.
- Supports multiple simultaneous Advanced Audio Distribution.
- Profiles (A2DP) for stereo sound.
- On-chip memory includes 512 KB SRAM and 2 MB ROM.



Revision History

Document NO: R2-1327-DST-01

Version	Revision Date	DCN NO.	Description	Initials	Approved
Α	2023/04/24	DCN029130	Initial Version	Barry Tsai	N.C. Chen
В	2025/03/04	DCN033612	 Modified Specifications Table Updated Bluetooth certified version Updated Module Weight Modified 3.2 Recommended Operating Conditions Modified 3.3 Digital IO Pin DC Characteristics Updated Power Consumption Updated Packaging Information 	Barry Tsai	N.C. Chen



Table of Contents

Features	2
Revision History	3
Table of Contents	4
1. Introduction	5
1.1 Product Overview	5
1.2 Block Diagram	5
1.3 Specifications Table	6
1.3.1 General	6
1.3.2 WLAN	6
1.3.3 Bluetooth	9
1.3.4 Operating Conditions	9
2. Pin Definition	10
2.1 Pin Map	10
2.2 Pin Table	11
2.3 Host Configuration Interface Table	15
3. Electrical Characteristics	16
3.1 Absolute Maximum Ratings	16
3.2 Recommended Operating Conditions	16
3.3 Digital IO Pin DC Characteristics	16
3.4 Host Interface	
3.4.1 PCle Interface	17
3.4.2 UART Interface	18
3.5 Power up Timing Sequence	19
3.6 Power Consumption*	23
3.6.1 WLAN	23
3.6.2 Bluetooth	24
4. Mechanical Information	25
4.1 Mechanical Drawing	25
5. Packaging Information	26



1. Introduction


1.1 Product Overview

The AW-XH327-PUR device provides the highest level of integration for Commercial and Consumer IoT wireless systems with integrated dual-band 2x2 MIMO IEEE 802.11ax WLAN MAC/baseband/radio, Bluetooth 6.0 MAC/baseband/radio, and integrated Power Management Unit. WLAN and Bluetooth radios also include on-chip power amplifiers and low-noise amplifiers to further reduce the need for external components.

WLAN interfaces to host processor through a PCIe v3.0 Gen2 interface while Bluetooth host interface is provided through high-speed 4-wire UART interface. Additionally, the Bluetooth section supports PCM interfaces for audio applications.

AW-XH327-PUR is qualified to operate across Industrial (-40 °C to +85 °C) temperature range.

1.2 Block Diagram



AW-XH327-PUR Block Diagram



1.3 Specifications Table

1.3.1 General

Features	Description
Product Description	IEEE 802.11 a/b/g/n/ac/ax Wi-Fi + Bluetooth 6.0 Combo SIP Module
Major Chipset	Infineon CYW55572 (486-ball WLCSP)
Host Interface	WiFi + BT ● PCIe + UART Note: Please refer to G10 pin of 2.3 Host configuration interface table for your interface choice
Dimension	10mm x 10mm x 1.26mm
Form factor	Sip module,117 pins
Antenna	2T2R, external ANT1(Main): WiFi/Bluetooth → TX/RX ANT2(Aux): WiFi → TX/RX
Weight	0.84 (g)

1.3.2 WLAN

Features	Description
WLAN Standard	IEEE 802.11 a/b/g/n/ac/ax 2T2R
WLAN VID/PID	N/A
WLAN SVID/SPID	N/A
Frequency Rage	WLAN: 2.4 / 5 GHz Band
Modulation	DSSS DBPSK(1Mbps), DQPSK(2Mbps), CCK(11/5.5Mbps) OFDM BPSK(9/6Mbps/MCS0), QPSK(18/12Mbps/MCS1~2), 16-QAM(36/24Mbps/MCS3~4), 64-QAM(72.2/54/48Mbps/MCS5~7), 256-QAM(MCS8~9), 1024-QAM(MCS10~11)
Number of Channels	2.4GHz ■ USA, Canada and Taiwan – 1 ~ 11 ■ China, Most European Countries – 1 ~ 13 ■ Japan, 1 ~ 13



5GHz

■ USA, EUROPE – 36, 40, 44, 48, 52, 56, 60, 64, 100, 104, 108, 112, 116, 120, 124, 128, 132, 136, 140, 149, 153, 157, 161, 165

2.4G

	Min	Тур	Max	Unit
11b (11Mbps) @EVM<8%	17	19	21	dBm
11g (54Mbps)	45.5	47.5	40.5	ما ال
@EVM≦-25 dB	15.5	17.5	19.5	dBm
11n (HT20 MCS7)	40.5	45.5	47.5	al Duan
@EVM≦-27 dB	13.5	15.5	17.5	dBm
11ax (HE20 MCS11)	40.5	44.5	40.5	al Duan
@EVM≦-35 dB	12.5	14.5	16.5	dBm

5G

Output Power¹² (Board Level Limit)³

	Min	Тур	Max	Unit
11a (54Mbps) @EVM<-25 dB	14.5	16.5	18.5	dBm
11n (HT20 MCS7) @EVM≦-27 dB	13.5	15.5	17.5	dBm
11n (HT40 MCS7) @EVM≦-27 dB	13.5	15.5	17.5	dBm
11ac (VHT20 MCS8) @EVM≦-30 dB	12	14	16	dBm
11ac (VHT40 MCS9) @EVM≦-32 dB	10.5	12.5	14.5	dBm
11ac (VHT80 MCS9) @EVM≦-32 dB	9.5	11.5	13.5	dBm
11ax (HE20 MCS11) @EVM≦-35 dB	11	13	15	dBm
11ax (HE40 MCS11) @EVM≦-35 dB	11	13	15	dBm
11ax (HE80 MCS11) @EVM≦-35 dB	10	12	14	dBm

¹ Unless otherwise stated, limit values apply for an ambient temperature of +25 °C.

² Tx power variation ±3.0 dB for process, voltage and temperature variation across –40°C to +85°C.

³ If you have any certification questions about output power please contact FAE directly



	2.4G					
		Min	Тур	Max	Unit	
	11b (11Mbps)	IVIIII	-89	-86	dBm	
	11g (54Mbps)		-77	-74	dBm	
	11n (HT20 MCS7)		-75	-74 -72	dBm	
	11ax (HE20 MCS11)		-64	-61	dBm	
	TIAX (TIEZO MICSTI)		-04	-01	аып	
	5G					
Boogiver Consistivity		N 4:	т	N.4	1.1	
Receiver Sensitivity ⁴	44 - (5 48 45)	Min	Typ	Max	Unit	
	11a (54Mbps)		-74	-71	dBm	
	11n (HT20 MCS7)		-72	-69	dBm	
	11n (HT40 MCS7)		-69	-66	dBm	
	11ac (VHT20 MCS8)		-67 -63	-64 -60	dBm dBm	
	11ac (VHT40 MCS9) 11ac (VHT80 MCS9)		-60	-57	dBm	
	11ax (HE20 MCS11)		-61	-58	dBm	
	11ax (HE40 MCS11)		-56	-53	dBm	
	11ax (HE80 MCS11)		-55	-52	dBm	
	Trax (FIEGO WOOTT)			02	uDiii	
	802.11b: 1, 2, 5.5, 11Mb	ps				
	802.11g: 6, 9, 12, 18, 24, 36, 48, 54Mbps					
	802.11n: MCS0~7 HT20/HT40					
Data Rate	802.11a: 6, 9, 12, 18, 24, 36, 48, 54Mbps					
	802.11ac: MCS0~8 VHT20					
	802.11ac: MCS0~9 VHT40/VHT80					
	802.11ax: MCS10~11 HE20/HE40/HE80					
	WPA, WAPI STA, WPA2 (Enterprise) and WPA3 (Enterprise)					
	support for powerfu	• •			ITTT	
Security	 AES and TKIP in h 802.11i compatibilit 		n iaster dat	а епстуртк	on and lete	
	 Reference WLAN subsystem provides Wi-Fi Protected Setup (WPS) 					

⁴ Sensitivity with one RX core active.



1.3.3 Bluetooth

Features	Description				
Bluetooth Standard	Bluetooth 6.0				
Bluetooth VID/PID	N/A				
Frequency Rage	2400~2483.5MHz				
Modulation	GFSK (1Mbps), Π/4DQPSK (2Mbps) and 8DPSK (3Mbps)				
Output Power ⁵	BDR Low Energy (2MHz)	Min 4 4	Typ 7 7	Max 10 10	Unit dBm dBm
Receiver Sensitivity**	BDR EDR Low Energy (2MHz)	Min	Typ -90 -86 -92	Max -87 -83 -89	Unit dBm dBm dBm

1.3.4 Operating Conditions


Features	Description						
	Operating Conditions						
Voltage	3.3V						
Operating Temperature	-40°C to 85°C						
Operating Humidity	less than 85% R.H.						
Storage Temperature	-40°C to 85°C						
Storage Humidity	less than 60% R.H.						
ESD Protection							
Human Body Model	±1000 V						
Charged Device Model	±250 V						

 $^{^{\, 5}}$ If you have any certification questions about output power please contact FAE directly



2. Pin Definition

2.1 Pin Map



AW-XH327-PUR Pin Map (Top View)



2.2 Pin Table

Pin No	Definition	Basic Description	Voltage	Туре
A1	GND	Ground.	-	GND
A2	PCIE_RDN	PCIE Receiver Differential Pair Negative Input		I
А3	PCIE_RDP	PCIE Receiver Differential Pair Positive Input		I
A4	PCIE_TDN	PCIE Transmitter Differential Pair Negative Output		0
A5	PCIE_TDP	PCIE Transmitter Differential Pair Positive Output		0
A6	PCIE_REFCLKN	PCI Express differential clock input-Negative		I
A7	PCIE_REFCLKP	PCI Express differential clock input-Positive		l
A8	GND	Ground.	-	GND
A9	CSR_VLX	CSR Power Stage Output to Inductor	0.9V	0
A10	ASR_VLX	ASR Power Stage Output to Inductor	1.12V	0
A11	GND	Ground.	-	GND
B1	GND	Ground.	-	GND
B2	GND	Ground.	-	GND
В3	GND	Ground.	-	GND
B4	GND	Ground.	-	GND
B5	GND	Ground.	-	GND
В6	GND	Ground.	-	GND
B7	GND	Ground.	-	GND
В9	CSR_VLX	CSR Power Stage Output to Inductor	0.9V	0
B10	ASR_VLX	ASR Power Stage Output to Inductor	1.12V	0
B11	GND	Ground.	-	GND
C1	WL_REG_ON	Low asserting reset for WiFi core	VDDIO ⁶	I
C2	BT_PCM_SYNC	PCM sync signal	VDDIO	I/O

⁶ For WL_REG_ON pins voltage. Please refer to 3.3 Digital IO Pin DC Characteristics

11



PCIE_CLKREQ_L	PCIe clock request	-	OD
GND	Ground.	-	GND
LHL_GPIO5	Miscellaneous General Purpose I/O	VDDIO	I/O
BT_REG_ON	Low asserting reset for Bluetooth core	VDDIO ⁷	I
GND	Ground.	-	GND
VBAT	Main power voltage source input	3.3V	PWR
VBAT	Main power voltage source input	3.3V	PWR
PCIE_PERST_L	PCIe host indication to reset the device	-	I
BT_PCM_IN	PCM data input.	VDDIO	ı
BT_PCM_OUT	PCM data output.	VDDIO	0
BT_PCM_CLK	PCM clock; can be master (output) or slave (input).	VDDIO	I/O
PCIE_PME_L	PCI power management event output	-	OD
LHL_GPIO3	Miscellaneous General Purpose I/O	VDDIO	I/O
LHL_GPIO2	Miscellaneous General Purpose I/O	VDDIO	I/O
GND	Ground.	-	GND
CBUCK_0P9	Internal Buck 0.9V voltage generation pin.	0.9V	I
CBUCK_0P9	Internal Buck 0.9V voltage generation pin.	0.9V	ı
ABUCK_1P12	Internal Buck 1.12V voltage generation pin.	1.12V	I
GND	Ground.	-	GND
GPIO_0_WL_HOS T_WAKE	WL Host Wake.	VDDIO	0
BT_DEV_WAKE	Bluetooth DEVICE WAKE	VDDIO	I/O
GND	Ground.	-	GND
LHL_GPIO4	Miscellaneous General Purpose I/O	VDDIO	I/O
GPIO_11_WL_UA RT_TX	Debug UART Serial Output.	VDDIO	0
	GND LHL_GPIO5 BT_REG_ON GND VBAT VBAT PCIE_PERST_L BT_PCM_IN BT_PCM_OUT BT_PCM_CLK PCIE_PME_L LHL_GPIO3 LHL_GPIO2 GND CBUCK_0P9 CBUCK_0P9 ABUCK_1P12 GND GPIO_0_WL_HOST_WAKE BT_DEV_WAKE GND LHL_GPIO4 GPIO_11_WL_UA	LHL_GPIO5 Miscellaneous General Purpose I/O BT_REG_ON Low asserting reset for Bluetooth core GND Ground. VBAT Main power voltage source input VBAT Main power voltage source input PCIE_PERST_L PCIe host indication to reset the device BT_PCM_IN PCM data input. BT_PCM_OUT PCM data output. BT_PCM_CLK PCM clock; can be master (output) or slave (input). PCIE_PME_L PCI power management event output LHL_GPIO3 Miscellaneous General Purpose I/O LHL_GPIO2 Miscellaneous General Purpose I/O GND Ground. CBUCK_0P9 Internal Buck 0.9V voltage generation pin. CBUCK_0P9 Internal Buck 0.9V voltage generation pin. ABUCK_1P12 Internal Buck 1.12V voltage generation pin. GPIO_0_WL_HOS T_WAKE BT_DEV_WAKE Bluetooth DEVICE WAKE GND Ground. LHL_GPIO4 Miscellaneous General Purpose I/O Behua LIART Serial Output Debua LIART Serial Output	GND Ground. LHL_GPIO5 Miscellaneous General Purpose I/O VDDIO BT_REG_ON Low asserting reset for Bluetooth core VDDIO ⁷ GND Ground. - VBAT Main power voltage source input 3.3V VBAT Main power voltage source input 3.3V PCIE_PERST_L PCIe host indication to reset the device - BT_PCM_IN PCM data input. VDDIO BT_PCM_OUT PCM data output. BT_PCM_CLK PCM clock; can be master (output) or slave (input). VDDIO BT_PCM_CLK PCI power management event output - LHL_GPIO3 Miscellaneous General Purpose I/O VDDIO GND Ground CBUCK_OP9 Internal Buck 0.9V voltage generation pin. 0.9V CBUCK_OP9 Internal Buck 0.9V voltage generation pin. 0.9V ABUCK_1P12 Internal Buck 1.12V voltage generation pin. 1.12V GND Ground GPIO_0_WL_HOS T_WAKE Bluetooth DEVICE WAKE VDDIO GND Ground CHL_GPIO4 Miscellaneous General Purpose I/O VDDIO GPIO_11_WL_UA Debug LIART Serial Output VDDIO VDDIO VDDIO VDDIO VDDIO GPIO_11_WL_UA Debug LIART Serial Output VDDIO VDDIO VDDIO VDDIO VDDIO VDDIO VDDIO VDDIO VDDIO PDIO_11_WL_UA Debug LIART Serial Output VDDIO VDDIO VDDIO VDDIO VDDIO VDDIO VDDIO VDDIO GPIO_11_WL_UA Pebug LIART Serial Output VDDIO PEBUG LIART Serial Output VDDIO VDD

_

 $^{^{7}\,}$ For BT_REG_ON pins voltage. Please refer to 3.3 Digital IO Pin DC Characteristics



E8	GND	Ground.	-	GND
E 9	GPIO_10_WL_UA RT_RX	Debug UART Serial Input.	VDDIO	I
E10	GND	Ground.	-	GND
E11	ABUCK_1P12	Internal Buck 1.12V voltage generation pin.	1.12V	I
F1	BT_UART_RTS_N	Bluetooth UART request to send	VDDIO	0
F2	BT_UART_CTS_N	Bluetooth UART clear to send	VDDIO	I
F3	BT_HOST_WAKE	Bluetooth HOST_WAKE.	VDDIO	I/O
F4	BT_CLK_REQ	A Bluetooth clock request.	VDDIO	I/O
F5	GND	Ground.	-	GND
F6	LHL_GPIO0	Miscellaneous General Purpose I/O	VDDIO	I/O
F7	LPO_IN	External Sleep Clock Input (32.768 kHz)	VDDIO	Ι
F8	GND	Ground.	-	GND
F9	GND	Ground.	-	GND
F10	GND	Ground.	-	GND
F11	VDDIO	1.8 V IO Supply for WLAN GPIOs	1.8V	PWR
G1	BT_UART_TXD	Bluetooth UART serial data output	VDDIO	0
G2	BT_UART_RXD	Bluetooth UART serial data input	VDDIO	1
G3	GND	Ground.	-	GND
G4	GND	Ground.	-	GND
G5	GND	Ground.	-	GND
G6	GND	Ground.	-	GND
G7	GND	Ground.	-	GND
G8	GND	Ground.	-	GND
G9	GND	Ground.	-	GND
G10	GPIO_1	Strap option	VDDIO	I/O



	10 CONCENSION CONTROL INC.	The state of the s		
G11	GND	Ground.		GND
H1	RESERVED	Please don't connect to this pin.	-	-
H2	RESERVED	Please don't connect to this pin.	-	-
Н3	RESERVED	Please don't connect to this pin.	-	-
H4	RESERVED	Please don't connect to this pin.	-	-
H5	GND	Ground.	-	GND
Н6	WL_DEV_WAKE	WL DEV_WAKE.	VDDIO	I/O
H7	GND	Ground.	-	GND
Н8	GND	Ground.	-	GND
Н9	RESERVED	Please don't connect to this pin.	-	-
H10	RESERVED	Please don't connect to this pin.	-	-
H11	RESERVED	Please don't connect to this pin.	-	-
J1	RESERVED	Please don't connect to this pin.	-	-
J2	RESERVED	Please don't connect to this pin.	-	-
J3	GND	Ground.	-	GND
J4	GND	Ground.	-	GND
J5	GND	Ground.	-	GND
J6	GND	Ground.	-	GND
J7	GND	Ground.	-	GND
J8	GND	Ground.	-	GND
J9	RESERVED	Please don't connect to this pin.	-	-
J10	RESERVED	Please don't connect to this pin.	-	-
J11	RESERVED	Please don't connect to this pin.	-	-
K1	GND	Ground.	-	GND
K2	GND	Ground.	-	GND
К3	GND	Ground.	-	GND



K4	GND	Ground.	-	GND
K5	GND	Ground.		GND
K6	BT_GPIO_11	BT General Purpose I/O	VDDIO	I/O
K7	GND	Ground.		GND
K8	GND	Ground.	-	GND
K9	GND	Ground.	-	GND
K10	GND	Ground.		GND
K11	GND	Ground.	-	GND
L1	GND	Ground.	-	GND
L2	RESERVED	Please don't connect to this pin.		-
L3	GND	Ground.	-	GND
L4	GND	Ground.	-	GND
L5	C0_ANT	WLAN/BT Main RF TX/RX path.		RF
L6	GND	Ground.	-	GND
L7	GND	Ground.	-	GND
L8	GND	Ground.	-	GND
L9	GND	Ground.	-	GND
L10	C1_ANT	WLAN Aux RF TX/RX path.		RF
L11	GND	Ground.	-	GND

2.3 Host Configuration Interface Table

Pin No Definition		Interface	Strap	
G10	GPIO_1	PCIE	1	



3. Electrical Characteristics

3.1 Absolute Maximum Ratings

Symbol	Parameter	Minimum	Typical	Maximum	Unit
VBAT	DC supply for the VBAT and PA driver supply	-0.5	-	6.0	V
VDDIO	DC supply voltage for digital I/O	-0.5	-	2.2	V
Tj	Maximum junction temperature	-	-	125	°C

3.2 Recommended Operating Conditions

Symbol	Parameter	Minimum	Typical	Maximum	Unit
VBAT	Power supply for Internal Regulator and FEM	3.13	3.3	3.47	V
VDDIO	DC supply voltage for digital I/O	1.71	1.8	1.89	V

3.3 Digital IO Pin DC Characteristics

Symbol	Parameter	Minimum	Typical	Maximum	Unit				
PCIe Out-o	PCle Out-of-Band Signals (PCIE_PERST_L, PCIE_PME_L, and PCIE_CLKREQ_L)8								
For VDDIO	For VDDIO, VDDIO_SD, BT_VDDO = 1.8 V:								
V _{IH}	Input high voltage	0.65 × VDDIO	-	-	V				
VIL	Input low voltage	-	-	0.35 × VDDIO	V				
Vон	Output high voltage	VDDIO – 0.4	-	-	V				
V _{OL}	Output Low Voltage	-	-	0.45	V				
For WL_REG_ON & BT_REG_ON pins									
-	Input High Voltage	1.2	-	VBAT	V				
-	Input Low Voltage	-	-	0.3	V				

⁸ VoH specification is not applicable for PCIE_PME_L and PCIE_CLKREQ_L signals as they are open-drain outputs.




3.4 Host Interface

3.4.1 PCIe Interface

The PCI Express (PCIe) core in AW-XH327-PUR is a high-performance serial I/O interconnect that is protocol compliant and electrically compatible with the PCI Express Base Specification v3.0 running at Gen2 speeds. This core contains all the necessary blocks, including logical and electrical functional sub blocks to perform PCIe functionality and maintain high-speed links, using existing PCI system configuration software implementations without modification.

Organization of the PCIe core is in logical layers: Transaction Layer, Data Link Layer, and Physical Layer, as shown in Figure 20. A configuration or link management block is provided for enumerating the PCIe configuration space and supporting generation and reception of System Management Messages by communicating with PCIe layers.

Each layer is partitioned into dedicated transmit and receive units that allow point-to-point communication between the host and AW-XH327-PUR device. The transmit side processes outbound packets whereas the receive side processes inbound packets. Packets are formed and generated in the Transaction and Data Link Layer for transmission onto the high-speed links and onto the receiving device. A header is added at the beginning to indicate the packet type and any other optional fields.



in whole or in part without prior written permission of AzureWave.



3.4.2 UART Interface

The AW-XH327-PUR UART is a standard 4-wire interface (RX, TX, RTS, and CTS) with adjustable baud rates from 9600 bps to 4.0 Mbps. The baud rate may be selected through a vendor-specific UART HCI command.


UART has a 1040-byte receive FIFO and a 1040-byte transmit FIFO to support EDR. Access to the FIFOs is conducted through the AHB interface through either DMA/CPU. The UART supports the Bluetooth 5.0 UART HCI specification. The default baud rate is 115.2 Kbaud.

The AW-XH327-PUR UART can perform XON/XOFF flow control and includes hardware support for the Serial Line Input Protocol (SLIP). It can also perform wake-on activity. For example, activity on the RX or CTS inputs can wake the chip from a sleep state.

Normally, the UART baud rate is set by a configuration record downloaded after device reset and the host does not need to adjust the baud rate. Support for changing the baud rate during normal HCI UART operation is included through a vendor-specific command that allows the host to adjust the contents of the baud rate registers. The AW-XH327-PUR UARTs operate correctly with the host UART as long as the combined baud rate error of the two devices is within ±2%.

UART Interface Signals

<u> </u>						
PIN No.	Name	Description	Туре			
F1	BT_UART_RTS_N	UART request-to-send. Active-low request-to-send signal for the HCI UART interface. BT LED control pin.	0			
F2	BT_UART_CTS_N	UART clear-to-send. Active-low clear-to-send signal for the HCI UART interface.	I			
G1	BT_UART_TXD	UART Serial Output. Serial data output for the HCI UART interface.	0			
G2	BT_UART_RXD	UART serial input. Serial data input for the HCI UART interface.	Ι			





	Reference Characteristics	Minimum	Typical	Maximum	Unit
1	Delay time, BT_UART_CTS_N low to BT_UART_TXD valid	_	_	1.5	Bit periods
2	Setup time, BT_UART_CTS_N high before midpoint of stop bit	_	_	0.5	Bit periods
3	Delay time, midpoint of stop bit to BT_UART_RTS_N high	_	_	0.5	Bit periods

3.5 Power up Timing Sequence

AW-XH327-PUR has two signals that allow the host to control power consumption by enabling or disabling the Bluetooth, WLAN, and internal regulator blocks. These signals are described below. Additionally, diagrams are provided to indicate proper sequencing of the signals for various operational states. The timing values indicated are minimum required values; longer delays are also acceptable.

Description of Control Signals


- WL_REG_ON: Used by the PMU to power up the WLAN section. It is also OR-gated with the BT_REG_ON input to control the internal AW-XH327-PUR regulators. When this pin is high, the regulators are enabled and the WLAN section is out of reset. When this pin is low the WLAN section is in reset. If both the BT_REG_ON and WL_REG_ON pins are low, the regulators are disabled.
- BT_REG_ON: Used by the PMU (OR-gated with WL_REG_ON) to power up the internal AW-XH327-PUR regulators. If both the BT_REG_ON and WL_REG_ON pins are low, the regulators are disabled. When this pin is low and WL_REG_ON is high, the BT section is in reset.

Note

- AW-XH327-PUR has an internal power-on reset (POR) circuit. The device will be held in reset for a maximum of 110 ms after VDDC and VDDIO have both passed the POR threshold. Wait at least 150 ms after VDDC and VDDIO are available before initiating PCIe accesses.
- VBAT and VDDIO should not rise 10%–90% faster than 40 microseconds.




WLAN = ON, Bluetooth = ON



*Notes:

- 1. VBAT and VDDIO should not rise 10%-90% faster than 40 microseconds.
- 2. VBAT should be up before or at the same time as VDDIO. VDDIO should NOT be present first or be held high before VBAT is high.

WLAN = OFF, Bluetooth = OFF




*Notes:

- 1. VBAT and VDDIO should not rise 10%-90% faster than 40 microseconds.
- 2. VBAT should be up before or at the same time as VDDIO. VDDIO should NOT be present first or be held high before VBAT is high.




WLAN = ON, Bluetooth = OFF



- 1. VBAT and VDDIO should not rise 10%-90% faster than 40 microseconds.
- 2. VBAT should be up before or at the same time as VDDIO. VDDIO should NOT be present first or be held high before VBAT is high.


WLAN = OFF, Bluetooth = ON



- 1. VBAT and VDDIO should not rise 10%–90% faster than 40 microseconds.
- 2. VBAT should be up before or at the same time as VDDIO. VDDIO should NOT be present first or be held high before VBAT is high.



WLAN Power-Up Sequence for PCIe Host



There is variation of about +/-30% on above timing numbers

in whole or in part without prior written permission of AzureWave.



3.6 Power Consumption

3.6.1 WLAN

No	ltem			P8_PIN1 VBA	T_3.3V (mA)
No.		tem		Max.	Avg.
1	OFF *(1)(2)(5)			0.01	0.0002
2	Deepsleep*(2)(3)(5)(6)			0.7	0.3
3	Power Save 2.4GHz (DT	IM-1)*(2)(4)(6)		73	1.3
4	Power Save 5GHz (DTIM	1-1) *(2)(4)(6)		84	1.7
Band	Mode	BW	RF Power	Transı	mit ^{*(6)}
(GHz)		(MHz)	(dBm)	Max.	Avg.
	11b@1Mbps	20	19.5	279	273
	11g@54Mbps	20	18	293	268
2.4	11n@MCS8 MIMO	20	16	483	437
2.4	11n@MCS15 MIMO	20	16	458	416
	11ax@MCS0 NSS2	20	15	449	399
	11ax@MCS11 NSS2	20	15	463	426
	11a@6Mbps	20	16.5	353	323
	11n@MCS8 MIMO	20	15.5	654	584
	11n@MCS15 MIMO	40	15.5	644	615
5	11ac@MSC0 NSS2	80	11.5	567	504
	11ac@MSC9 NSS2	80	11.5	558	532
	11ax@MSC0 NSS2	80	12	573	512
	11ax@MSC11 NSS2	80	12	570	540
Band	Mode	RW/	MHz)	Recei	ve *(6)
(GHz)	Wode	DW(WII 12)	Max.	Avg.
	11b@11Mbps	2	.0	42	42
2.4	11n@MCS7	2	20	42	41
	11ax@MCS11 NSS1	2	20	42	41
	11a@54Mbps	2	0	46	45
5	11n@MCS7	4	.0	60	60
3	11ac@MCS9 NSS1	8	0	61	60
	11ax@MCS11 NSS1	8	0	60	60



No.	Item			J2_PIN1 VDDI	O_1.8V (mA)
NO.		item	Max.	Avg.	
1	Deepsleep*(2)(3)(5)(6)			0.2	0.2
2	Power Save 2.4GHz (D			1.6	0.3
3	Power Save 5GHz (DTIM-1)*(2)(4)(6)			1.6	0.3
Band	Mode	Mode BW RF Power		Transı	mit ^{*(6)}
(GHz)	Wiode	(MHz)	(dBm)	Max.	Avg.
2.4	11b@1Mbps	20	19.5	5.8	5.6
2.4	11ax@MCS11 NSS1	20	15	6.0	5.6
5	11a@6Mbps	20	16.5	5.8	5.6
J	11ax@MSC11 NSS1	80	12	6.0	5.6
Band	Mode	BW/	MU-/	Recei	ve *(6)
(GHz)	IVIOUE	BW(MHz)		Max.	Avg.
2.4	11b@11Mbps	20		1.7	1.7
5	11ax@MCS11 NSS1	8	0	1.7	1.7

3.6.2 Bluetooth


No.	Mode	Packet Type	RF Power (dBm)	JP8_PIN1 VBAT_3.3V (mA)		
				Max.	Avg.	
1	Sleep*(1)	N.	N/A		0.04	
2	Transmit*(2)	DH5/3DH5	7	17	16	
3	Receive*(2)	DH5/3DH5	N/A	10	10	
No	Mode	Packet Type	RF Power (dBm)	J2_PIN1 VDD	IO_1.8V (uA)	
No.				May	Δνα	

No.	Mode Packet Type	Mode Backet Type RF Power	Packet Type	Packet Type	J2_PIN1 VDDIO_1.8V (uA)	
NO.		i acket type	(dBm)	Max.	Avg.	
1	Sleep*(1)	N/A		102	68	
2	Transmit*(2)	DH5/3DH5	7	394	364	
3	Receive*(2)	DH5/3DH5	N/A	366	363	



4. Mechanical Information


4.1 Mechanical Drawing






5. Packaging Information

- 1. One reel can pack 2,200pcs modules
- 2. One production label is pasted on the reel, one desiccant and one humidity indicator card are put on the reel



3. One reel is put into the anti-static moisture barrier bag, and then one production label is pasted on the bag



4. A bag is put into the anti-static pink bubble wrap



26

FORM NO.: FR2-015_A Responsible Department: WBU Expiry Date: Forever The information contained herein is the exclusive property of AzureWave and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of AzureWave.



5. A bubble wrap is put into the inner box and then one label is pasted on the inner box



One production label

6. 5 inner boxes could be put into one carton



7. Sealing the carton by AzureWave tape





8. One carton label and one box label are pasted on the carton. If one carton is not full, one balance label pasted on the carton

