

AW-XH323-SUR

IEEE 802.11 a/b/g/n/ac/ax Wi-Fi

+ Bluetooth 5.3 Combo SIP Module

Datasheet

Rev.E

DF

(For Standard)



Features

WiFi

- 802.11a/b/g/n/ac/ax compliant, tri-band capable (2.4/5/6 GHz)
- 5/6 GHz: 20/40/80-MHz channels, 1024-QAM,
 2x2 MIMO providing up to 1.2 Gbps PHY data
 rate
- 2.4 GHz: 20/40[1]-MHz channels, 1024-QAM,
 2x2 MIMO providing up to 574 Mbps PHY date rate
- 802.11ax STA mode and Soft AP mode with 11ax scheduled access
- Supports 802.11d, h, k, r, v, w, ai
- Zero-wait dynamic frequency selection (DFS):
 Background channel availability check (CAC)
 scan for immediate switch to candidate DFS
 channel
- On-chip power amplifiers and low-noise amplifiers
- Supports 2 and 3-antenna configurations
- Supports multipoint external coexistence interface to optimize bandwidth utilization with other co-located wireless technologies such as LTE
- Fast VSDB (Virtual Simultaneous Dual Band)
- WPA/WPA2/WPA3 (Personal/Enterprise) support for powerful encryption and authentication
- AES in hardware for faster data encryption and IEEE 802.11i compatibility
- Reference WLAN subsystem provides Wi-Fi Protected Setup (WPS)
- Worldwide regulatory support: Global

- products supported with worldwide homologated design
- Integrated Arm® Cortex® R4 processor with tightly coupled memory for complete WLAN subsystem functionality. This architecture offloads the host processor completely from WLAN functionality.
- Transmission and reception of HE-SU and HE-ER-SU PPDU.
- Reception of HE-MU PPDU -OFDMA/MU-MIMO Frame.
- Transmission of HE-TB PPDU (Uplink MU OFDMA).

Bluetooth

- Qualified for Bluetooth® Core specification 5.3 (Basic Rate + Enhanced Data Rate + Bluetooth® Low Energy)
- All Bluetooth 5.0/5.1/5.2 optional features supported including LE-Audio.
- Dedicated Bluetooth® RF path for best Wi-Fi and Bluetooth® coexistence performance
- Bluetooth® Class 1 or Class 2 transmitter operation
- Extended synchronous connections (eSCO), for enhanced voice quality by allowing for retransmission of dropped packets
- Adaptive Frequency Hopping (AFH) for reducing radio frequency interference
- Interface support, Host Controller Interface (HCI) using a Hi-Speed UART interface and PCM/I2S for audio data
- Multiple simultaneous Advanced Audio



Distribution Profiles (A2DP) for stereo sound

 On-chip memory includes 512-KB SRAM and 2MB ROMSupports multiple simultaneous Advanced Audio Distribution.

Interfaces

- PCIe Gen2 (3.0 compliant) for WLAN: complies with PCI Express base specification v3.0 for x 1 lane and power management running at Gen2 speeds
- HCI-UART, PCM for Bluetooth®

Coexistence

- Built-in advanced algorithms for Wi-Fi + Bluetooth® coexistence
- 2-wire SECI for external 3rd party Bluetooth®/GPS/LTE radios.



Revision History

Document NO: R2-1323-DST-02

Version	Revision Date	DCN NO.	Description	Initials	Approved
Α	2022/11/23	DCN028187	Initial Version	Barry Tsai	N.C. Chen
В	2023/02/03	DCN028627	Power table update	Barry Tsai	N.C. Chen
С	2023/05/31	DCN029249	Pin table updateStorage Temperature update	Barry Tsai	N.C. Chen
D	2024/06/20	DCN031852	 Features update Block Diagram update Pin table update Specifications Table update Electrical Characteristics update 	Barry Tsai	N.C. Chen
E	2024/10/07	DCN032434	Specifications Table update	Barry Tsai	N.C. Chen



Table of Contents

Features	2
Revision History	4
Table of Contents	5
1. Introduction	6
1.1 Product Overview	6
1.2 Block Diagram	6
1.3 Specifications Table	7
1.3.1 General	7
1.3.2 WLAN	7
1.3.3 Bluetooth	11
1.3.4 Operating Conditions	11
2. Pin Definition	12
2.1 Pin Map	12
2.2 Pin Table	13
2.3 Host Configuration Interface Table	17
3. Electrical Characteristics	18
3.1 Absolute Maximum Ratings	18
3.2 Recommended Operating Conditions	18
3.3 Digital IO Pin DC Characteristics	18
3.4 Host Interface	19
3.4.1 SDIO Interface	19
3.4.2 UART Interface	21
3.5 Power up Timing Sequence	
3.6 Power Consumption*	
3.6.1 WLAN	_
3.6.2 Bluetooth	
4. Mechanical Information	
4.1 Mechanical Drawing	
5. Packaging Information	28



1. Introduction


1.1 Product Overview

The AW-XH323-SUR device provides the highest level of integration for Commercial and Consumer IoT wireless systems with integrated dual-band 2x2 MIMO IEEE 802.11ax WLAN MAC/baseband/radio, Bluetooth 5.3 MAC/baseband/radio, and integrated Power Management Unit. WLAN and Bluetooth radios also include on-chip power amplifiers and low-noise amplifiers to further reduce the need for external components.

WLAN interfaces to host processor through a SDIO 3.0 interface while Bluetooth host interface is provided through high-speed 4-wire UART interface. Additionally, the Bluetooth section supports PCM interfaces for audio applications.

AW-XH323-SUR is qualified to operate across Industrial (-40 °C to +85 °C) temperature range.

1.2 Block Diagram



AW-XH323-SUR Block Diagram



1.3 Specifications Table

1.3.1 General

Features	Description
Product Description	IEEE 802.11 a/b/g/n/ac/ax Wi-Fi + Bluetooth 5.3 Combo SIP Module
Major Chipset	Infineon CYW55573 (486-ball WLCSP)
Host Interface	WiFi + BT ■ SDIO + UART Note: Please refer to G10 pin of 2.3 Host configuration interface table for your interface choice
Dimension	10mm x 10mm x 1.26mm
Form factor	Sip module,117 pins
Antenna	2T2R, external ANT1(Main): WiFi/Bluetooth → TX/RX ANT2(Aux): WiFi → TX/RX
Weight	0.84 (g)

1.3.2 WLAN

Features	Description
WLAN Standard	IEEE 802.11 a/b/g/n/ac/ax 2T2R
WLAN VID/PID	N/A
WLAN SVID/SPID	N/A
Frequency Rage	WLAN: 2.4 / 5 / 6 GHz Band
Modulation	DSSS DBPSK(1Mbps), DQPSK(2Mbps), CCK(11/5.5Mbps) OFDM BPSK(9/6Mbps/MCS0), QPSK(18/12Mbps/MCS1~2), 16-QAM(36/24Mbps/MCS3~4), 64-QAM(72.2/54/48Mbps/MCS5~7), 256-QAM(MCS8~9), 1024-QAM(MCS10~11)
Number of Channels	 2.4GHz USA, Canada and Taiwan – 1 ~ 11 China, Most European Countries – 1 ~ 13 Japan, 1 ~ 13



5GHz

USA, EUROPE – 36, 40, 44, 48, 52, 56, 60, 64, 100, 104, 108, 112,
 116, 120, 124, 128, 132, 136, 140, 149, 153, 157, 161, 165

6GHz

CH1~CH233

2.4G

	Min	Тур	Max	Unit
11b (11Mbps) @EVM<8%	17	19	21	dBm
11g (54Mbps) @EVM≦-25 dB	15.5	17.5	19.5	dBm
11n (HT20 MCS7) @EVM≦-27 dB	13.5	15.5	17.5	dBm
11ax (HE20 MCS11) @EVM≦-35 dB	12.5	14.5	16.5	dBm

5G

Output Power¹² (Board Level Limit)*

	1	T	T	
	Min	Тур	Max	Unit
11a (54Mbps) @EVM<-25 dB	14.5	16.5	18.5	dBm
11n (HT20 MCS7) @EVM≦-27 dB	13.5	15.5	17.5	dBm
11n (HT40 MCS7) @EVM≦-27 dB	13.5	15.5	17.5	dBm
11ac (VHT20 MCS8) @EVM≦-30 dB	12	14	16	dBm
11ac (VHT40 MCS9) @EVM≦-32 dB	10.5	12.5	14.5	dBm
11ac (VHT80 MCS9) @EVM≦-32 dB	9.5	11.5	13.5	dBm
11ax (HE20 MCS11) @EVM≦-35 dB	11	13	15	dBm
11ax (HE40 MCS11) @EVM≦-35 dB	11	13	15	dBm
11ax (HE80 MCS11) @EVM≦-35 dB	10	12	14	dBm

¹ Unless otherwise stated, limit values apply for an ambient temperature of +25 °C.

² Tx power variation ±3.0 dB for process, voltage and temperature variation across –40°C to +85°C.



6G

	Min	Тур	Max	Unit
11ax (HE20 MCS11) @EVM≦-35 dB	8	10	12	dBm
11ax (HE40 MCS11) @EVM≦-35 dB	8	10	12	dBm
11ax (HE80 MCS11) @EVM≦-35 dB	8	10	12	dBm

2.4G

	Min	Тур	Max	Unit
11b (11Mbps)		-89	-85	dBm
11g (54Mbps)		-77	-74	dBm
11n (HT20 MCS7)		-75	-72	dBm
11ax (HE20 MCS11)		-64	-61	dBm

5G

Receiver Sensitivity**3

	Min	Тур	Max	Unit
11a (54Mbps)		-74	-71	dBm
11n (HT20 MCS7)		-72	-69	dBm
11n (HT40 MCS7)		-69	-66	dBm
11ac (VHT20 MCS8)		-67	-64	dBm
11ac (VHT40 MCS9)		-63	-60	dBm
11ac (VHT80 MCS9)		-60	-57	dBm
11ax (HE20 MCS11)		-61	-58	dBm
11ax (HE40 MCS11)		-56	-53	dBm
11ax (HE80 MCS11)	_	-55	-52	dBm

6G

	Min	Тур	Max	Unit
11ax (HE20 MCS11)		-54	-51	dBm
11ax (HE40 MCS11)		-52	-49	dBm
11ax (HE80 MCS11)		-51	-48	dBm

9

³ Sensitivity with one RX core active.



	802.11b: 1, 2, 5.5, 11Mbps				
	802.11g: 6, 9, 12, 18, 24, 36, 48, 54Mbps				
	802.11n: MCS0~7 HT20/HT40				
Data Rate	802.11a: 6, 9, 12, 18, 24, 36, 48, 54Mbps				
	802.11ac: MCS0~8 VHT20				
	802.11ac: MCS0~9 VHT40/VHT80				
	802.11ax: MCS10~11 HE20/HE40/HE80				
	• WEP				
	 WPA/WPA2/WPA3 Enterprise with 192-bit encryption 				
Socurity	 WMM, WMM-PS (U-APSD), WMM-SA 				
Security	 AES (hardware accelerator), 				
	TKIP (hardware accelerator)				
	CKIP (software support)				

^{*} If you have any certification questions about output power please contact FAE directly

^{**} Project is in engineering stage, RF performance is still being verified.



1.3.3 Bluetooth

Features	Description					
Bluetooth Standard	Bluetooth 5.3					
Bluetooth VID/PID	N/A					
Frequency Rage	2400~2483.5MHz					
Modulation	GFSK (1Mbps), Π/4DQPSK (2Mbps) and 8DPSK (3Mbps)					
Output Power*	BDR Low Energy (2MHz)	Min 4 4	Тур 7 7	Max 10 10	Unit dBm dBm	
Receiver Sensitivity**	BDR EDR Low Energy (2MHz)	Min	Typ -90 -86 -92	-87 -83 -89	Unit dBm dBm dBm	

^{*} If you have any certification questions about output power please contact FAE directly

1.3.4 Operating Conditions


Features	Description		
Operating Conditions			
Voltage	3.3V		
Operating Temperature	-40°C to 85°C		
Operating Humidity	less than 85% R.H.		
Storage Temperature	-40°C to 85°C		
Storage Humidity	less than 60% R.H.		
	ESD Protection		
Human Body Model	±1 KV		
Changed Device Model	±250 V		

^{**} Project is in engineering stage, RF performance is still being verified.



2. Pin Definition

2.1 Pin Map



AW-XH323-SUR Pin Map (Top View)



2.2 Pin Table

Pin No	Definition	Basic Description	Voltage	Туре
A1	GND	Ground.	-	GND
A2	RESERVED	Please don't connect to this pin.	-	-
А3	RESERVED	Please don't connect to this pin.	-	-
A4	RESERVED	Please don't connect to this pin.	-	-
A5	RESERVED	Please don't connect to this pin.	-	-
A6	RESERVED	Please don't connect to this pin.	-	-
A7	RESERVED	Please don't connect to this pin.	-	-
A8	GND	Ground.	-	GND
A9	CSR_VLX	CSR Power Stage Output to Inductor	0.9V	0
A10	ASR_VLX	ASR Power Stage Output to Inductor	1.12V	0
A11	GND	Ground.	-	GND
B1	GND	Ground.	-	GND
B2	GND	Ground.	-	GND
В3	GND	Ground.	-	GND
B4	GND	Ground.	-	GND
B5	GND	Ground.	-	GND
В6	GND	Ground.	-	GND
B7	GND	Ground.	-	GND
В9	CSR_VLX	CSR Power Stage Output to Inductor	0.9V	0
B10	ASR_VLX	ASR Power Stage Output to Inductor	1.12V	0
B11	GND	Ground.	-	GND
C1	WL_REG_ON	Low asserting reset for WiFi core	VDDIO ⁴	I
C2	BT_PCM_SYNC	PCM sync signal	VDDIO	I/O

⁴ For WL_REG_ON pins voltage. Please refer to 3.3 Digital IO Pin DC Characteristics



			1	
C4	RESERVED	Please don't connect to this pin.	-	-
C 5	GND	Ground.	-	GND
C6	LHL_GPIO5	Miscellaneous General Purpose I/O	VDDIO	I/O
С7	BT_REG_ON	Low asserting reset for Bluetooth core	VDDIO ⁵	I
C8	GND	Ground.	-	GND
C10	VBAT	Main power voltage source input	3.3V	PWR
C11	VBAT	Main power voltage source input	3.3V	PWR
D1	RESERVED	Please don't connect to this pin.	-	-
D2	BT_PCM_IN	PCM data input.	VDDIO	İ
D3	BT_PCM_OUT	PCM data output.	VDDIO	0
D4	BT_PCM_CLK	PCM clock; can be master (output) or slave (input).	VDDIO	I/O
D5	RESERVED	Please don't connect to this pin.	-	-
D6	LHL_GPIO3	Miscellaneous General Purpose I/O	VDDIO	I/O
D7	LHL_GPIO2	Miscellaneous General Purpose I/O	VDDIO	I/O
D8	GND	Ground.	-	GND
D9	CBUCK_0P9	Internal Buck 0.9V voltage generation pin.	0.9V	I
D10	CBUCK_0P9	Internal Buck 0.9V voltage generation pin.	0.9V	I
D11	ABUCK_1P12	Internal Buck 1.12V voltage generation pin.	1.12V	I
E1	GND	Ground.	-	GND
E2	GPIO_0_WL_HOS T_WAKE	WL Host Wake.	VDDIO	0
E4	BT_DEV_WAKE	Bluetooth DEVICE WAKE	VDDIO	I/O
E 5	GND	Ground.	-	GND
E 6	LHL_GPIO4	Miscellaneous General Purpose I/O	VDDIO	I/O
E7	GPIO_11_WL_UA RT_TX	Debug UART Serial Output.	VDDIO	0

_

⁵ For BT_REG_ON pins voltage. Please refer to 3.3 Digital IO Pin DC Characteristics



E8	GND	Ground.	-	GND
E 9	GPIO_10_WL_UA RT_RX	Debug UART Serial Input.	VDDIO	1
E10	GND	Ground.	-	GND
E11	ABUCK_1P12	Internal Buck 1.12V voltage generation pin.	1.12V	1
F1	BT_UART_RTS_N	Bluetooth UART request to send	VDDIO	0
F2	BT_UART_CTS_N	Bluetooth UART clear to send	VDDIO	1
F3	BT_HOST_WAKE	Bluetooth HOST_WAKE.	VDDIO	I/O
F4	BT_CLK_REQ	A Bluetooth clock request.	VDDIO	I/O
F5	GND	Ground.	-	GND
F6	LHL_GPIO0	Miscellaneous General Purpose I/O	VDDIO	I/O
F7	LPO_IN	External Sleep Clock Input (32.768 kHz)	VDDIO	Ι
F8	GND	Ground.	-	GND
F9	GND	Ground.	-	GND
F10	GND	Ground.	-	GND
F11	VDDIO	1.8 V IO Supply for WLAN GPIOs	1.8V	PWR
G1	BT_UART_TXD	Bluetooth UART serial data output	VDDIO	0
G2	BT_UART_RXD	Bluetooth UART serial data input	VDDIO	_
G3	GND	Ground.	-	GND
G4	GND	Ground.	-	GND
G5	GND	Ground.	-	GND
G6	GND	Ground.	-	GND
G7	GND	Ground.	-	GND
G8	GND	Ground.	-	GND
G9	GND	Ground.	-	GND
G10	GPIO_1	Strap option	VDDIO	I/O



G11 GND Ground. - H1 SDIO_CMD SDIO Command Line VDDIO H2 SDIO_DATA_0 SDIO Data Line 0 VDDIO	GND I/O I/O
H2 SDIO DATA 0 SDIO Data Line 0 VDDIO	I/O
TIE OBIO_B/(I/_O OBIO Bata Elilo O	
H3 SDIO_DATA_3 SDIO Data Line 3 VDDIO	I/O
H4 SDIO_DATA_2 SDIO Data Line 2 VDDIO	I/O
H5 GND Ground	GND
H6 WL_DEV_WAKE WL DEV_WAKE. VDDIO	I/O
H7 GND Ground	GND
H8 GND Ground	GND
H9 RESERVED Please don't connect to this pin	-
H10 RESERVED Please don't connect to this pin	-
H11 RESERVED Please don't connect to this pin	-
J1 SDIO_CLK SDIO Clock Input VDDIO	I
J2 SDIO_DATA_1 SDIO Data Line 1 VDDIO	I/O
J3 GND Ground	GND
J4 GND Ground	GND
J5 GND Ground	GND
J6 GND Ground	GND
J7 GND Ground	GND
J8 GND Ground	GND
J9 RESERVED Please don't connect to this pin	-
J10 RESERVED Please don't connect to this pin	-
J11 RESERVED Please don't connect to this pin	-
K1 GND Ground	GND
K2 GND Ground	GND
K3 GND Ground	GND



K4	GND	Ground.	-	GND
K5	GND	Ground.	-	GND
K6	BT_GPIO_11	BT General Purpose I/O	VDDIO	I/O
K7	GND	Ground.		GND
K8	GND	Ground.	-	GND
K9	GND	Ground.	-	GND
K10	GND	Ground.		GND
K11	GND	Ground.	-	GND
L1	GND	Ground.	-	GND
L2	RESERVED	Please don't connect to this pin.		-
L3	GND	Ground.	-	GND
L4	GND	Ground.	-	GND
L5	C0_ANT	WLAN/BT Main RF TX/RX path.		RF
L6	GND	Ground.	-	GND
L7	GND	Ground.	-	GND
L8	GND	Ground.	-	GND
L9	GND	Ground.	-	GND
L10	C1_ANT	WLAN Aux RF TX/RX path.		RF
L11	GND	Ground.	-	GND

2.3 Host Configuration Interface Table

Pin No	No Definition Interface		Strap
G10	GPIO_1	SDIO	0



3. Electrical Characteristics

3.1 Absolute Maximum Ratings

Symbol	Parameter	Minimum	Typical	Maximum	Unit
VBAT	DC supply for the VBAT and PA driver supply	-0.5	-	6.0	V
VDDIO	DC supply voltage for digital I/O	-0.5	-	2.2	V
Тј	Maximum junction temperature	-	-	125	°C

3.2 Recommended Operating Conditions

Symbol	Parameter	Minimum	Typical	Maximum	Unit
VBAT	Power supply for Internal Regulator	3.13	3.3	3.47	V
VDDIO	DC supply voltage for digital I/O	1.71	1.8	1.89	V

3.3 Digital IO Pin DC Characteristics


Symbol	Parameter	Minimum	Typical	Maximum	Unit		
For VDDIC	For VDDIO, VDDIO_SD, BT_VDDO = 1.8 V:						
V _{IH}	Input high voltage	0.65 × VDDIO	-	-	V		
VIL	Input low voltage	-	-	0.35 × VDDIO	V		
V _{OH}	Output high voltage	VDDIO – 0.45	-	-	V		
VoL	Output Low Voltage	-	-	0.45	V		
For WL_R	For WL_REG_ON & BT_REG_ON pins						
-	Input High Voltage	1.2	-	VBAT	V		
-	Input Low Voltage	-	-	0.3	V		



3.4 Host Interface

3.4.1 SDIO Interface

SDIO Bus Timing (Default Mode)




SDIO Bus Timing Parameters (Default Mode)

Parameter	Symbol	Minimum	Typical	Maximum	Unit			
SDIO CLK (All values are referred to minimum VIH and maximum VIL)								
Frequency – Data Transfer mode	Frequency – Data Transfer mode fpp 0 – 25 MHz							
Frequency – Identification mode	fod	0		400	kHz			
Clock low time	tw∟	10	ı	_	ns			
Clock high time	twн	10		_	ns			
Clock rise time	tтьн	_		10	ns			
Clock low time	tтнL	-	-	10	ns			
Inputs: CMD, DAT (referenced to CLK)								
Input setup time	tısu	5	_	_	ns			
Input hold time	tıн	5	_	_	ns			



Outputs: CMD, DAT (referenced to CLK)					
Output delay time – Data Transfer mode	todly	0	_	14	ns
Output delay time – Identification mode	todly	0	1	50	ns

SDIO Bus Timing (High-Speed Mode)



SDIO Bus Timing Parameters (High-Speed Mode)

Parameter	Symbol	Minimum	Typical	Maximum	Unit		
SDIO CLK (all values are referred to minimum VIH and maximum VIL ^b)							
Frequency – Data Transfer Mode	f _{PP}	0	_	50	MHz		
Frequency - Identification Mode	fod	0	_	400	kHz		
Clock low time	tw∟	7	_	_	ns		
Clock high time	twн	7	_	_	ns		
Clock rise time	tт∟н	_	_	3	ns		
Clock low time	tтнL	_	_	3	ns		
Inputs: CMD, DAT (referenced to CLK)							
Input setup Time	tısu	6	_	_	ns		
Input hold Time	tıн	2	_	_	ns		



Outputs: CMD, DAT (referenced to CLK)						
Output delay time – Data Transfer Mode	todly	_	_	14	ns	
Output hold time	tон	2.5	_	_	ns	
Total system capacitance (each line)	CL	_	-	40	pF	

3.4.2 UART Interface

The AW-XH323-SUR UART is a standard 4-wire interface (RX, TX, RTS, and CTS) with adjustable baud rates from 9600 bps to 4.0 Mbps. The baud rate may be selected through a vendor-specific UART HCI command.

UART has a 1040-byte receive FIFO and a 1040-byte transmit FIFO to support EDR. Access to the FIFOs is conducted through the AHB interface through either DMA/CPU. The UART supports the Bluetooth 5.0 UART HCI specification. The default baud rate is 115.2 Kbaud.


The AW-XH323-SUR UART can perform XON/XOFF flow control and includes hardware support for the Serial Line Input Protocol (SLIP). It can also perform wake-on activity. For example, activity on the RX or CTS inputs can wake the chip from a sleep state.

Normally, the UART baud rate is set by a configuration record downloaded after device reset and the host does not need to adjust the baud rate. Support for changing the baud rate during normal HCI UART operation is included through a vendor-specific command that allows the host to adjust the contents of the baud rate registers. The AW-XH323-SUR UARTs operate correctly with the host UART as long as the combined baud rate error of the two devices is within ±2%.

UART Interface Signals

PIN No.	Name	Description	Туре
F1	BT_UART_RTS_N	UART request-to-send. Active-low request-to-send signal for the HCI UART interface. BT LED control pin.	0
F2	BT_UART_CTS_N	UART clear-to-send. Active-low clear-to-send signal for the HCI UART interface.	I
G1	BT_UART_TXD	UART Serial Output. Serial data output for the HCI UART interface.	0
G2	BT_UART_RXD	UART serial input. Serial data input for the HCI UART interface.	I





UART Timing

	Reference Characteristics	Minimum	Typical	Maximum	Unit
1	Delay time, BT_UART_CTS_N low to BT_UART_TXD valid	_	_	1.5	Bit periods
2	Setup time, BT_UART_CTS_N high before midpoint of stop bit	_	-	0.5	Bit periods
3	Delay time, midpoint of stop bit to BT UART RTS N high	_	_	0.5	Bit periods



3.5 Power up Timing Sequence

AW-XH323-SUR has two signals that allow the host to control power consumption by enabling or disabling the Bluetooth, WLAN, and internal regulator blocks. These signals are described below. Additionally, diagrams are provided to indicate proper sequencing of the signals for various operational states. The timing values indicated are minimum required values; longer delays are also acceptable.


Description of Control Signals

- WL_REG_ON: Used by the PMU to power up the WLAN section. It is also OR-gated with the BT_REG_ON input to control the internal AW-XH323-SUR regulators. When this pin is high, the regulators are enabled and the WLAN section is out of reset. When this pin is low the WLAN section is in reset. If both the BT_REG_ON and WL_REG_ON pins are low, the regulators are disabled.
- BT_REG_ON: Used by the PMU (OR-gated with WL_REG_ON) to power up the internal AW-XH323-SUR regulators. If both the BT_REG_ON and WL_REG_ON pins are low, the regulators are disabled. When this pin is low and WL_REG_ON is high, the BT section is in reset.

Note

■ VBAT and VDDIO should not rise 10%–90% faster than 40 microseconds.

WLAN = ON, Bluetooth = ON




*Notes:

- VBAT and VDDIO should not rise 10%-90% faster than 40 microseconds.
- 2. VBAT should be up before or at the same time as VDDIO. VDDIO should NOT be present first or be held high before VBAT is high.




WLAN = OFF, Bluetooth = OFF



*Notes:

- 1. VBAT and VDDIO should not rise 10%-90% faster than 40 microseconds.
- 2. VBAT should be up before or at the same time as VDDIO. VDDIO should NOT be present first or be held high before VBAT is high.

WLAN = ON, Bluetooth = OFF




*Notes:

- 1. VBAT and VDDIO should not rise 10%-90% faster than 40 microseconds.
- 2. VBAT should be up before or at the same time as VDDIO. VDDIO should NOT be present first or be held high before VBAT is high.




WLAN = OFF, Bluetooth = ON



- 1. VBAT and VDDIO should not rise 10%-90% faster than 40 microseconds.
- 2. VBAT should be up before or at the same time as VDDIO. VDDIO should NOT be present first or be held high before VBAT is high.

WLAN Boot-Up Sequence for SDIO Host



SDIO host can access device after 17ms from assertion WL_REG_ON



3.6 Power Consumption*

3.6.1 WLAN

TBD

* The power consumption is based on Azurewave test environment, these data for reference only.

3.6.2 Bluetooth


TBD

* The power consumption is based on Azurewave test environment, these data for reference only.



4. Mechanical Information

4.1 Mechanical Drawing





5. Packaging Information

TBD