

AW-NB197SM

IEEE 802.11 b/g/n Wireless LAN, Bluetooth and FM Datasheet Mindential **Combo Stamp Module**

AZUreWave Version 1.4 **0B**



Revision History

Revision	Date	Description	Initials	Approved
Version 0.1	2014/08/26	Initial Version	Roger Lee	Amos Fu
Version 0.2	2015/11/30	Update Specifications Table	Chao Lee	Amos Fu
Version 0.3	2015/12/25	Add power consumption	Chao Lee	Amos Fu
Version 0.4	2016/01/25	Added PCM Interface Timing	Steven Jian	Chihhao Liao
Version 0.5	2016/10/19	Corrected 2-5 Power-Up Sequence and Timing	Steven Jian	Chihhao Liao
Version 0.6	2016/11/04	Updated 2. Electrical Characteristics	Steven Jian	Chihhao Liao
Version 0.7	2016/12/22	Updated Block Diagram	Steven Jian	Chihhao Liao
Version 0.8	2017/02/16	Added Pin 8 CLK_REQ in 3.1. Pin Definition	Steven Jian	Chihhao Liao
Version 0.9	2017/08/28	Update operating temperature	Steven Jian	Chihhao Liao
Version 1.0	2017/10/20	Changed document format Updated 3.1 & 3.2 Bluetooth now support 4.2	Steven Jian	Chihhao Liao
Version 1.1	2018/10/25	Updated 1.4.2	Steven Jian	Chihhao Liao
Version 1.2	2018/12/18	Updated 1.4.2	Steven Jian	Chihhao Liao
Version 1.3	2019/05/22	Updated 1.3 Block Diagrm Updated 4.1 Mechanical Drawing	Steven Jian	Chihhao Liao
Version 1.4	2019/07/15	Added 3.6 Host Interface Timing Added 3.7 Frequency References	Steven Jian	Chihhao Liao



Table of Contents

Revision History	2
1. Introduction	5
1.1 Product Overview	5
1.2 Features	6
1.2.1 WLAN	6
1.2.2 Bluetooth	7
1.2.3 FM	7
1.3 Block Diagram	
1.4 Specifications Table	9
1.4.1 General	
1.4.2 WLAN	
1.4.3 Bluetooth	10
1.4.4 Operating Conditions	11
2. Pin Definition	12
2.1 Pin Map	
2.2 Pin Table	13
3. Electrical Characteristics	
3.1 Absolute Maximum Ratings	15
3.2 Recommended Operating Conditions	15
3.3 Digital IO Pin DC Characteristics	15
3.4 Power up Timing Sequence	15
3.5 Power Consumption*	17
3.5.1 WLAN	17
3.5.2 Bluetooth	17
3.6 Host Interface Timing	18
3.6.1 SDIO	18
3.6.2 UART	20
3.6.3 PCM Interface Timing	22
3.7 Frequency References	26
4. Mechanical Information	28
4.1 Mechanical Drawing	28



AZUre Wave Confidential



1. Introduction

1.1 Product Overview

AzureWave Technologies, Inc. introduces the advanced IEEE 802.11 b/g/n WLAN, Bluetooth and FM combo module - AW-NB197SM. The module is targeted to mobile and embedded devices which need small footprint package, low power consumption, and multiple OS support. The module supports 2.4GHz IEEE 802.11n MAC/baseband/radio, and Bluetooth 4.2 functionality. It also features an integrated Power Management Unit (PMU), Power Amplifiers (PAs), and a Low Noise Amplifier (LNA) to address the needs of mobile devices that require minimal power consumption and compact size. By using AW-NB197SM, the customers can easily enable the Wi-Fi and BT embedded applications with the benefits of high design flexibility, short development cycle, and quick time-to-market. Specified in the IEEE 802.11 standard minimize the system power requirements by using AW-NB197SM. In addition to the support of WPAWPA2 (personal) and WEP encryption, the AW-NB197SM also supports the IEEE 802.11i security standard through AES and TKIP acceleration hardware for faster data encryption. For the video, voice and multimedia applications the AW-NB197SM support 802.11e Quality of Service (QoS). The host interface is SDIO v2.0 interface.

For Bluetooth operation, the AW-NB197SM is Bluetooth 4.2 compliant. The Bluetooth transmitter also features a Class 1 power amplifier. The AW-NB197SM supports extended Synchronous Connections (eSCO), for enhanced voice quality by allowing for retransmission of dropped packets, and Adaptive Frequency Hopping (AFH) for reducing radio frequency interference. It also incorporates all Bluetooth 4.2 features including Secure Simple Pairing, Sniff Subrating, and Encryption Pause and Resume. An independent, high-speed UART is provided for the Bluetooth host interface. The Bluetooth subsystem presents a standard Host Controller Interface (HCI) via a high speed UART and PCM for audio.

For FM receiver, the AW-NB197SM is 76-MHz to 108-MHz FM bands supported and supports the European Radio Data Systems (RDS) and the North American Radio Broadcast Data System (RBDS) modulations. The FM subsystem supports the HCI control interface as well as I2S interfaces of the Bluetooth subsystem.



1.2 Features

- Integrates Broadcom solutions of CYW43438_A1 WiFi /BT/FM RX SoC
- SDIO v2.0 interfaces support for WLAN
- High speed UART and PCM for Bluetooth
- Lead-free Design
- 12.0mm(L) x 12.0mm(W) x 1.5 mm(H) 47 pin LGA package
- Without Crystal(XTAL)

1.2.1 WLAN

- Single band 2.4 GHz 802.11 b/g/n
- **WLAN** host interface options
 - SDIO v2.0, including DS and HS modes
- , ckip (sw), Security-WEP, WPA/WPA2 (personal), AES (HW), TKIP (HW), CKIP (SW), WMM/WMM-PS/WMM-SA





1.2.2 Bluetooth

- Supports extended Synchronous Connections (eSCO), for enhanced voice quality by allowing for retransmission of dropped packets
- Adaptive Frequency Hopping (AFH) for reducing radio frequency interference
- Maximum UART baud rates up to 4 Mbps
- Supports all Bluetooth 4.2 packet types
- Fully supports Bluetooth Core Specification version 4.2 + (Enhanced Data Rate) EDR features:
 - Adaptive Frequency Hopping (AFH)
 - **Quality of Service (QoS)**
 - mfidential Extended Synchronous Connections (eSCO) — Voice Connections
 - Fast Connect (interlaced page and inquiry scans)
 - **Secure Simple Pairing (SSP)**
 - **Sniff Subrating (SSR)**
 - **Encryption Pause Resume (EPR)**
 - **Extended Inquiry Response (EIR)**
 - **Link Supervision Timeout (LST)**
- Interface support Host Controller Interface (HCI) using a high-speed UART interface and PCM for audio data


1.2.3 FM

- 76-MHz to 108-MHz FM bands supported (US, Europe, and Japan)
- RDS and RBDS demodulator and decoder with filter and buffering functions
- FM subsystem control using the Bluetooth HCI interface
- FM subsystem operates from reference clock inputs
- Improved audio interface capabilities with full-featured bidirectional PCM.
- Auto search and tuning functions



1.3 Block Diagram

A simplified block diagram of the AW-NB197SM module is depicted in the figure below.





1.4 Specifications Table

1.4.1 General

Features	Description			
Product Description	IEEE 802.11 b/g/n Wireless LAN and Bluetooth Combo Stamp Module			
Major Chipset	Cypress CYW43438_A1			
Host Interface	WLAN: SDIO v2.0 Bluetooth: UART			
Dimension	12.0mm(L) x 12.0mm(W) x 1.5 mm(H)			
Package	47 pin Stamp Module			
Antenna	2.4G Ant: WiFi/BT FM Ant: FM			
Weight	0.4g			

1.4.2 WLAN

vveight	0.4g
1.4.2 WLAN	COMI
Features	Description
WLAN Standard	IEEE 802.11 b/g/n, Wi-Fi compliant
WLAN VID/PID	N/A
WLAN SVID/SPID	N/A
Frequency Rage	WLAN: 2.4 GHz
Modulation	DSSS, OFDM, BPSK(9/6Mbps), QPSK(18/12Mbps), DBPSK(1Mbps), DQPSK(2Mbps), CCK(11/5.5Mbps), 16-QAM(36/24Mbps), 64-QAM (72.2/54/48Mbps)
Number of Channels	802.11b: USA, Canada and Taiwan - 1 ~ 11 Most European Countries - 1 ~ 13 Japan - 1 ~ 14 802.11g: USA and Canada - 1 ~ 11 Most European Countries - 1 ~ 13 802.11n: USA and Canada - 1 ~ 11 Most European Countries - 1 ~ 13



	2.4G				
		Min	Тур	Max	Unit
Output Power (Board Level Limit)*	11b (11Mbps) @EVM<35%	16	18	20	dBm
	11g (54Mbps) @EVM≦-25 dB	14	16	18	dBm
	11n (HT20 MCS7) @EVM≦-27 dB	13	15	17	dBm
	2.4G				
		Min	Тур	Max	Unit
	11b (1Mbps)		-96	-93	dBm
Receiver Sensitivity	11g (6Mbps)		-91	-87	dBm
Receiver Sensitivity	11b (11Mbps)		-89	-86	dBm
	11g (54Mbps)		-76	-71	dBm
	11n (HT20 MCS0)		-91	-86	dBm
	11n (HT20 MCS7)		-73	-69	dBm
Data Rate	802.11b: 1, 2, 5.5, 11Mbps 802.11g: 6, 9, 12, 18, 24, 36, 48, 54Mbps 802.11n:MCS 0~7 HT20				
Security	 WPA™- and WPA2™- (Personal) support for powerful encryption and authentication AES and TKIP acceleration hardware for faster data encryption and 802.11i compatibility Cisco® Compatible Extension- (CCX, CCX 2.0, CCX 3.0, CCX 4.0, CCX5.0) certified Wi-Fi Protected Setup (WPS) WEP WMM / WMM-SA CKIP(Software) 				

^{*} If you have any certification questions about output power please contact FAE directly.

1.4.3 Bluetooth

Features	Description
Bluetooth Standard	Bluetooth 4.2
Bluetooth VID/PID	N/A
Frequency Rage	2400~2483.5MHz
Modulation	GFSK (1Mbps), Π/4DQPSK (2Mbps) and 8DPSK (3Mbps)
Output Power	0≤ Output Power ≤ +10 dBm (Conductive)



Receiver Sensitivity

BT: BER < 0.1% (Anritsu 8852B Tx -70dBm)


1.4.4 Operating Conditions

Features	Description					
Operating Conditions						
Voltage	Input supply for host I/O: 3.3V					
Operating Temperature	-30~70 oC (Optimal RF performance guarantee -20~70 °C)					
Operating Humidity	<85%					
Storage Temperature	-40~85 oC					
Storage Humidity	<60 %					
ESD Protection						
Human Body Model	>1.25KV					
Changed Device Model	>175V					
Changed Device Model >175V						



2. Pin Definition

2.1 Pin Map





2.2 Pin Table

1 GND Ground. 2 WL_BT_ANT WLAN/BT RF TX/RX path. 3 GND Ground. 4 FM_RX FM radio RF input. 5 NC Floating Pin, No connect to anything. 6 BT_HOST_WAKE_DEV BT Device Wake VDDIO 7 BT_DEV_WAKE_HOST BT Host Wake VDDIO 8 CLK_REQ The module asserts CLK_REQ when Bluetooth or WLAN directs the host to turn on the reference clock. The CLK_REQ polarity is active-high 9 VBAT 3.3V power pin 3.3V 10 XTAL_IN Crystal Input 11 XTAL_OUT Crystal Output	GND RF GND RF Floating
GND Ground. FM_RX FM radio RF input. NC Floating Pin, No connect to anything. BT_HOST_WAKE_DEV BT Device Wake VDDIO BT_DEV_WAKE_HOST BT Host Wake VDDIO The module asserts CLK_REQ when Bluetooth or WLAN directs the host to turn on the reference clock. The CLK_REQ polarity is active-high VDDIO VDDIO The module asserts CLK_REQ polarity is active-high VDDIO TOTAL IN Crystal Input	GND RF Floating
4 FM_RX FM radio RF input. 5 NC Floating Pin, No connect to anything. 6 BT_HOST_WAKE_DEV BT Device Wake VDDIO 7 BT_DEV_WAKE_HOST BT Host Wake VDDIO The module asserts CLK_REQ when Bluetooth or WLAN directs the host to turn on the reference clock. The CLK_REQ polarity is active-high 9 VBAT 3.3V power pin 3.3V 10 XTAL_IN Crystal Input	RF Floating
5 NC Floating Pin, No connect to anything. 6 BT_HOST_WAKE_DEV BT Device Wake VDDIO 7 BT_DEV_WAKE_HOST BT Host Wake VDDIO The module asserts CLK_REQ when Bluetooth or WLAN directs the host to turn on the reference clock. The CLK_REQ polarity is active-high 9 VBAT 3.3V power pin 3.3V 10 XTAL_IN Crystal Input	Floating
6 BT_HOST_WAKE_DEV BT Device Wake VDDIO 7 BT_DEV_WAKE_HOST BT Host Wake VDDIO The module asserts CLK_REQ when Bluetooth or WLAN directs the host to turn on the reference clock. The CLK_REQ polarity is active-high 9 VBAT 3.3V power pin 3.3V 10 XTAL_IN Crystal Input	
7 BT_DEV_WAKE_HOST BT Host Wake VDDIO The module asserts CLK_REQ when Bluetooth or WLAN directs the host to turn on the reference clock. The CLK_REQ polarity is active-high 9 VBAT 3.3V power pin 3.3V 10 XTAL_IN Crystal Input	I
The module asserts CLK_REQ when Bluetooth or WLAN directs the host to turn on the reference clock. The CLK_REQ polarity is active-high VDDIO The module asserts CLK_REQ when Bluetooth or WLAN directs the host to turn on the reference clock. The CLK_REQ polarity is active-high 3.3V power pin 3.3V TO XTAL_IN The module asserts CLK_REQ when Bluetooth or WLAN directs the host to turn on the reference clock. The CLK_REQ polarity is active-high Crystal Input	
8 CLK_REQ or WLAN directs the host to turn on the reference clock. The CLK_REQ polarity is active-high 9 VBAT 3.3V power pin 3.3V 10 XTAL_IN Crystal Input	0
10 XTAL_IN Crystal Input	0
20 AME_III	VCC
11 XTAL_OUT Crystal Output	I
	0
Used by PMU to power up or power down the internal regulators used by the WLAN section. Also, when deasserted, this pin holds the WL_DIS# WLAN section in reset. This pin has an internal 200k ohm pull down resistor that is enabled by default. It can be disabled through programming.	Ī
13 WL_DEV_WAKE_HOST WL Host Wake VDDIO	0
14 SDIO_D2 SDIO Data Line 2 VDDIO	I/O
15 SDIO_D3 SDIO Data Line 3 VDDIO	I/O
16 SDIO_CMD SDIO Command Input VDDIO	I/O
17 SDIO_CLK SDIO Clock Input VDDIO	I
18 SDIO_D0 SDIO Data Line 0 VDDIO	I/O
19 SDIO_D1 SDIO Data Line 1 VDDIO	I/O
20 GND Ground.	GND
21 VIN_LDO_OUT Internal Buck 1.2V voltage generation pin 1.4V	
22 VDDIO 1.8V-3.3V VDDIO supply for WLAN and BT VDDIO	0



23	VIN_LDO	Internal Buck 1.2V voltage generation pin	1.4V	1
24	SUSCLK_IN	External 32K or RTC clock	0.2~3.3V	I
25	PCM_OUT	PCM data Out	VDDIO	0
26	PCM_CLK	PCM Clock	VDDIO	I/O
27	PCM_IN	PCM data Input	VDDIO	- 1
28	PCM_SYNC	PCM Synchronization control	VDDIO	0
29	NC	Floating Pin, No connect to anything.		Floating
30	NC	Floating Pin, No connect to anything.		Floating
31	GND	Ground.		GND
32	NC	Floating Pin, No connect to anything.		Floating
33	GND	Ground.		GND
34	BT_DIS#	Used by PMU to power up or power down the internal regulators used by the Bluetooth section. Also, when deasserted, this pin holds the Bluetooth section in reset. This pin has an internal 200k ohm pull down resistor that is enabled by default. It can be disabled through programming.	VDDIO	I
35	NC	Floating Pin, No connect to anything.		Floating
36	GND	Ground.		GND
37	NC	Floating Pin, No connect to anything.		Floating
38	NC	Floating Pin, No connect to anything.		Floating
39	GPIO2	Wi-Fi Co-existence pin with LTE(WLAN_SECI_RX)	VDDIO	I
40	GPIO1	Wi-Fi Co-existence pin with LTE(WLAN_SECI_TX)	VDDIO	0
41	UART_RTS	High-Speed UART RTS	VDDIO	0
42	UART_OUT	High-Speed UART Data Out	VDDIO	0
43	UART_IN	High-Speed UART Data In	VDDIO	I
44	UART_CTS	High-Speed UART CTS	VDDIO	I
45	TP1	FM Analog AUDIO left output.		0
46	TP2	FM Analog AUDIO right output		0
47	TP3(NC)	Floating Pin, No connect to anything.		Floating



3. Electrical Characteristics

3.1 Absolute Maximum Ratings

Symbol	Parameter	Min	Max	Units
VBAT	Power supply for Internal Regulators	-0.5	6	V
VDDIO	DC supply voltage for digital I/O	-0.5	3.9	V

3.2 Recommended Operating Conditions

Symbol	Parameter	Туре	Min	Тур	Max	Units
VBAT	Power supply for Internal Regulators	Input	3*	1	4.8*	٧

^{*}Optimal RF performance is guaranteed only for 3.2V<VBAT<4.8V


3.3 Digital IO Pin DC Characteristics

Symbol	Parameter	Condition	Min	Тур	Max	Units
SDIO Inter	face I/O pins					
V_{IH}	Input high voltage (V _{DDIO})	VDDIO_SD=3.3V	2.06	-	-	
V_{IL}	Input low voltage (V _{DDIO})	VDDIO_SD=3.3V	-	-	0.82	
V_{OH}	Output High Voltage @ 2mA	VDDIO_SD=3.3V	2.47	-	-	
V_{OL}	Output Low Voltage @ 2mA	VDDIO_SD=3.3V	-	-	0.41	
Other Digi	tal I/O pins					
V _{IH}	Input high voltage (V _{DDIO})	VDDIO=3.3V	2.0	-	-	
VIL	Input low voltage (V _{DDIO})	VDDIO=3.3V	-	-	0.8	
V _{OH}	Output High Voltage @ 2mA	VDDIO=3.3V	2.9	-	-	
V _{OL}	Output Low Voltage @ 2mA	VDDIO=3.3V	-	-	0.4	


3.4 Power up Timing Sequence

WLAN = ON, Bluetooth = ON






WLAN = OFF, Bluetooth = OFF




WLAN = ON, Bluetooth = OFF



WLAN = OFF, Bluetooth = ON





3.5 Power Consumption*

3.5.1 WLAN

3.5 Power Consumption* 3.5.1 WLAN					. 2	en	tia	
Band	Mode	BW Po	RF Power	Hansiiit			Rec	eive
(GHz)		(MHz)	(dBm)	Max.	Avg.	Duty. (%)	Max.	Avg.
	11b@1Mbps	20	17	248.9	233.3	97.6	48.4	44.3
	11b@11Mbps	20	17	242.6	202.6	80	49.4	45.1
2.4.5949	11g@6Mbps	20	15	241.4	214.6	86.9	46.1	43.9
2.4 (5)(6)	11g@54Mbps	20	15	238.1	140.8	43.9	44.2	40.9
	11n@MCS0	20	13	229.4	137.5	43.9	44.6	41.3
	11n@MCS7	20	13	229.1	139.4	44	45.0	41.7

Current Unit: mA

(5)Using MFG firmware.

(6)Using LeCroy to measuare Duty cycle's Max and recoard Measure->Mean , Mean= Avg

3.5.2 Bluetooth


No.	Mode	Packet Type	VBAT_I	N=3.3 V
NO.	Ivioue	racket Type	Max.	Avg.
1.	Deepsleep	N/A	3.92mA	3.06mA
2.	Transmit	DH5	43.5 mA	32.7 mA
3.	Receive	3-DH5	19.1 mA	14.8 mA

^{*} The power consumption is based on Azurewave test environment, these data for reference only.



3.6 Host Interface Timing

3.6.1 SDIO




SDIO Bus Timing (Default Mode)

Parameter	Symbol	Minimum	Typical	Maximum	Unit			
SDIO CLK (All values are referred to minimum VIH and maximum VILb)								
Frequency – Data Transfer mode	fPP	0	_	25	MHz			
Frequency – Identification mode	fOD	0	_	400	kHz			
Clock low time	tWL	10	_	_	ns			
Clock high time	tWH	10	_	_	ns			
Clock rise time	tTLH	_	_	10	ns			
Clock low time	tTHL	_		10	ns			
Inputs: CMD, DAT (referenced to CLK)								
Input setup time	tISU	5	_	_	ns			
Input hold time	tIH	5	_	_	ns			
Outputs: CMD, DAT (referenced to CLK)								
Output delay time – Data Transfer mode	tODLY	0	_	14	ns			
Output delay time – Identification mode	tODLY	0		50	ns			

SDIO Bus Timinga Parameters (Default Mode)





SDIO Bus Timing (High-Speed Mode)

Parameter	Symbol	Minimum	Typical	Maximum	Unit
SDIO CLK (all values are referred to minimum	VIH and maxi	mum VIL ^b)			
Frequency – Data Transfer Mode	fPP	0	_	50	MHz
Frequency – Identification Mode	fOD	0	_	400	kHz
Clock low time	tWL	7	_	_	ns
Clock high time	tWH	7	_	_	ns
Clock rise time	tTLH	_	_	3	ns
Clock low time	tTHL	_	_	3	ns
Inputs: CMD, DAT (referenced to CLK)					
Input setup Time	tISU	6	_	_	ns
Input hold Time	tIH	2	_	_	ns
Outputs: CMD, DAT (referenced to CLK)					
Output delay time – Data Transfer Mode	tODLY		_	14	ns
Output hold time	tOH	2.5	_	_	ns
Total system capacitance (each line)	CL	<u> </u>		40	pF

SDIO Bus Timing a Parameters (High-Speed Mode)



3.6.2 **UART**

The AW-NB197SM includes a single UART for Bluetooth. The UART is a standard 4-wire interface (RX, TX, RTS, and CTS) with adjustable baud rates from 9600 bps to 4.0 Mbps. The interface features an automatic baud rate detection capability that returns a baud rate selection. Alternatively, the baud rate may be selected through a vendor-specific UART HCI command.

UART has a 1040-byte receive FIFO and a 1040-byte transmit FIFO to support EDR. Access to the FIFOs is conducted through the AHB interface through either DMA or the CPU. The UART supports the Bluetooth 4.0 UART HCI specification: H4, a custom Extended H4, and H5. The default baud rate is 115.2 Kbaud.

The UART supports the 3-wire H5 UART transport, as described in the Bluetooth specification ("Three-wire UART Transport Layer"). Compared to H4, the H5 UART transport reduces the number of signal lines required by eliminating the CTS and RTS signals.


The AW-NB197SM UART can perform XON/XOFF flow control and includes hardware support for the Serial Line Input Protocol (SLIP). It can also perform wake-on activity. For example, activity on the RX or CTS inputs can wake the chip from a sleep state.

Normally, the UART baud rate is set by a configuration record downloaded after device reset, or by automatic baud rate detection, and the host does not need to adjust the baud rate. Support for changing the baud rate during normal HCI UART operation is included through a vendor-specific command that allows the host to adjust the contents of the baud rate registers. The AW-NB197SM UARTs operate correctly with the host UART as long as the combined baud rate error of the two devices is within ±2%.

UART Interface Signals

57ttt interrace digitals						
PIN No.	Name	Description	Туре			
42	UART_TXD	Bluetooth UART Serial Output. Serial data output for the HCI UART Interface	О			
43	UART_RXD	Bluetooth UART Series Input. Serial data input for the HCI UART Interface	I			
41	UART_RTS_N	Bluetooth UART Request-to-Send. Active-low request-to-send signal for the HCI UART interface	О			
44	UART_CTS_N	Bluetooth UART Clear-to-Send. Active-low clear-to-send signal for the HCI UART interface.	ı			





UART Timing

	Reference Characteristics	Minimum	Typical	Maximum	Unit
1	Delay time, UART_CTS_N low to UART_TXD valid	_	6.5	1.5	Bit periods
2	Setup time, UART_CTS_N high before midpoint of stop bit	_	OIL	0.5	Bit periods
3	Delay time, midpoint of stop bit to UART_RTS_N high	Ca		0.5	Bit periods
OAKT TIIII	ing Specifications				



3.6.3 PCM Interface Timing

Short Frame Sync, Master Mode

PCM Timing Diagram (Short Frame Sync, Master Mode)




Table 8: PCM Interface Timing Specifications (Short Frame Sync, Master Mode)

Ref No.	Characteristics	Minimum	Typical	Maximum	Unit
1	PCM bit clock frequency	_	_	12	MHz
2	PCM bit clock low	41	_	-	ns
3	PCM bit clock high	41	_	_	ns
4	PCM_SYNC delay	0	_	25	ns
5	PCM_OUT delay	0	_	25	ns
6	PCM_IN setup	8	_	-	ns
7	PCM_IN hold	8	_	-	ns
8	Delay from rising edge of RCM_BCLK during last bit period to PCM_OUT becoming high impedance	0	-	25	ns



Short Frame Sync, Slave Mode

PCM Timing Diagram (Short Frame Sync, Slave Mode)





Table 9: PCM Interface Timing Specifications (Short Frame Sync, Slave Mode)

Ref No.	Characteristics		Minimum	Typical	Maximum	Unit
1	PCM bit clock frequency	<u> </u>	· –	_	12	MHz
2	PCM bit clock low	70	41	_	_	ns
3	PCM bit clock high		41	_	_	ns
4	PCM_SYNC setup		8	_	_	ns
5	PCM_SYNC hold		8	_	_	ns
6	PCM_OUT delay		0	_	25	ns
7	PCM_IN setup		8	_	-	ns
8	PCM_IN hold		8	_	_	ns
9	Delay from rising edge of PCI period to PCM_OUT becomin		0	-	25	ns





Long Frame Sync, Master Mode

PCM Timing Diagram (Long Frame Sync, Master Mode)




Table 10: PCM Interface Timing Specifications (Long Frame Sync, Master Mode)

Ref No.	Characteristics	Minimum	Typical	Maximum	Unit
1	PCM bit clock frequency	6/12	_	12	MHz
2	PCM bit clock low	(4)1	_	_	ns
3	PCM bit clock high	⁄ 4 1	-	-	ns
4	PCM_SYNC delay	0	_	25	ns
5	PCM_OUT delay	0	_	25	ns
6	PCM_IN setup	8	_	_	ns
7	PCM_IN hold	8	_	_	ns
8	Delay from rising edge of PCM_BCLK during last bit period to PCM_OUT becoming high impedance	0	-	25	ns
	Zure				



Long Frame Sync, Slave Mode

PCM Timing Diagram (Long Frame Sync, Slave Mode)





Table 11: PCM Interface Timing Specifications (Long Frame Sync, Slave Mode)

Ref No.	Characteristics	Minimun	Typical	Maximum	Unit
1	PCM bit clock frequency	(5)))	_	12	MHz
2	PCM bit clock low	<u>, ()41</u>	-	_	ns
3	PCM bit clock high		-	_	ns
4	PCM_SYNC setup	> 8	-	_	ns
5	PCM_SYNC hold	8	-	-	ns
6	PCM_OUT delay	0	_	25	ns
7	PCM_IN setup	8	_	_	ns
8	PCM_IN hold	8	_	_	ns
9	Delay from rising edge of PCM_BCLK during last b period to PCM_OUT becoming high impedance	it 0	-	25	ns





3.7 Frequency References

The AW-NB197SM uses an external 26MHz xtal for normal operation and an external secondary low frequency clock for low-power-mode timing. Either the internal low-precision LPO or an external 32.768 kHz precision oscillator is required. The internal LPO frequency range is approximately 33 kHz ± 30% over process, voltage, and temperature, which is adequate for some applications. However, a trade-off caused by this wide LPO tolerance is a small current consumption increase during WLAN power save mode that is incurred by the need to wake up earlier to avoid missing beacons.

The preferred approach for WLAN is to connect a precision external 26MHz & 32.768 kHz clock that meets the requirements listed in Table below.

Parameter	Conditions/Notes	(rvstai		External Frequency Reference				
		Min.	Тур.	Max.	Min.	Тур.	Max.	Units
Frequency			26			26		MHz
Crystal load capacitance			12					pF
ESR				60	111			Ohms
Drive level	External crystal must be able to tolerate this drive level	200	2,					uW
Input Impedance	Resistive				10k	100k		Ohms
(XTAL_IN)	Capacitive						7	pF
Input Voltage(XTAL_IN)	AC-coupled analog signal				400		1260	mV(p-p)
Input Low Level(XTAL_IN)	DC-coupled digital signal				0		0.2	V
Input High Level(XTAL_IN)	DC-coupled digital signal				1		1.26	V
Frequency tolerance Initial + over temperature		-20	0	20	-20	0	20	ppm




Parameter	SUSCLK(LPO Clock)	Units
Nominal input frequency	32.768	kHz
Frequency accuracy	+-200	ppm
Duty cycle	30 - 70	%
Input signal amplitude	200 - 3300	mV , p-p
land time and area	>100	kΩ
Input impedance	<5	pF
Signal type	Square-wave or sine-wave	-
Clock jitter (during initial start-up)	<10000	ppm

ppm Confidence Confide



4. Mechanical Information

4.1 Mechanical Drawing





5. Packaging Information

5.1



HUMIDITY INDICATOR CARD

AFFIX PACKING LABEL

5.2



AFFIX PACKING LABEL

onfidential

5.3



PINK BUBBLE WRAP



5.4



AFFIX PACKING LABEL

5.5 1 Carton= 5 Boxes





30

Confidential