

AW-CM390SM

IEEE 802.11a/b/g/n/ac Wi-Fi with Combo Stamp Module

Datasheet

AZUreWave Rev. 1.0

Bxx

Standard



Revision History

Revision	Date	Description	Initials	Approved
Version 0. 1	2018/7/13	First Release	Licheng Wang	Chihhao Liao
Version 0. 2	2018/11/01	 Update 1.3 Block Diagram Update 1.4 Specifications Table Update 3.2 Recommended Operating Conditions Update 4.1 PCB Footprint 	Licheng Wang	Chihhao Liao
Version 0. 3	2018/11/16	Update 1.2.2 Bluetooth feature	Licheng Wang	Chihhao Liao
Version 0. 4	2018/11/19	1. Update 2. Pin Definition	Licheng Wang	Chihhao Liao
Version 0. 5	2018/12/07	Update 1.3 Block Diagram	Licheng Wang	Chihhao Liao
Version 0. 6	2019/4/3	1. Update to BT 5.0	Licheng Wang	Chihhao Liao
Version 0. 7	2019/5/6	1. Remove 2.4G HT40	Licheng Wang	Chihhao Liao
Version 0. 8	2019/5/16	Update 2.2 pin table for PCM_Sync as I/O.	Licheng Wang	Chihhao Liao
Version 0. 9	2019/7/16	 Update Storage temperature. Update Rx sensitivity. Update PCM Timing. 	Licheng Wang	Chihhao Liao
Version 1.0	2019/8/12	Update Mechanical Information	Licheng Wang	Chihhao Liao
	111			
	Lu			



Table of Contents

Revision History	2
Table of Contents	3
1.Introduction	4
1.1 Product Overview	4
1.2 Features	5
1.2.1 WLAN	5
1.2.2 Bluetooth	5
1.3 Block Diagram	6
1.4 Specifications Table	7
1.4.1 General	
1.4.2 WLAN	7
1.4.3 Bluetooth	q
1.4.4 Operating Conditions	10
1.4.4 Operating Conditions	11
2.1 Pin Map (Top View)	11
2.2 Pin Table	12
3.1 Absolute Maximum Ratings	14
3.2 Recommended Operating Conditions	14
3.3 Digital IO Pin DC Characteristics	14
3.4 Power up Timing Sequence	15
3-4-1. SDIO Host Interface Specification	18
3-4-2. UART Interface	20
3-4-3. PCM Interface Timing	22
3-4-4. Frequency Reference	28
3.5 Power Consumption*	29
3.5.1 WLAN	29
3.5.1 Bluetooth	29
4. Mechanical Information	30
4.1 PCB Footprint	30
5. Packaging Information	31



1.Introduction

1.1 Product Overview

AzureWave Technologies, Inc. introduces the pioneer of the IEEE 802.11 a/b/g/n/ac WIFI with Bluetooth 5.0 combo SDIO and UART Stamp Module --- AW-CM390SM. The AW-CM390SM IEEE 802.11 a/b/g/n/ac WIFI with Bluetooth 5.0 combo module is a highly integrated wireless local area network (WLAN) solution to let users enjoy the digital content through the latest wireless technology without using the extra cables and cords. It combines with Bluetooth 5.0 and provides a complete 2.4GHz Bluetooth system which is fully compliant to Bluetooth 5.0 and v2.1 that supports EDR of 2Mbps and 3Mbps for data and audio communications. It enables a high performance, cost effective, low power, compact solution that easily fits onto the SDIO and UART combo stamp module.

Compliant with the IEEE 802.11a/b/g/n/ac standard, AW-CM390SM uses Direct Sequence Spread Spectrum (DSSS), Orthogonal Frequency Division Multiplexing (OFDM), BPSK, QPSK, CCK and QAM baseband modulation technologies.

Compare to 802.11n technology, 802.11ac standard makes big improvement on speed and range.

AW-CM390SM module adopts Cypress solution. The module design is based on the Cypress CYW43455 single chip.



1.2 Features

1.2.1 WLAN

High speed wireless connection up to 433.3Mbps transmit/receive PHY rate using 80MHz bandwidth


- 1 antennas to support 1(Transmit) × 1(Receive) technology and Bluetooth
- WCS (Wireless Coexistence System)
- Low power consumption and high performance
- Enhanced wireless security
- Fully speed operation with Piconet and Scatternet support
- 12mm(L) x 12mm(W) x1.65mm(H) LGA package
- Dual band 2.4 GHz and 5GHz 802.11 a/b/g/n/ac
- Internal Crystal

1.2.2 Bluetooth

- Nave Confidential 1 antennas to support 1(Transmit) × 1(Receive) technology and Bluetooth
- Fully qualified Bluetooth BT4.2
- Compliant BT 5.0
- Enhanced Data Rate(EDR) compliant for both 2Mbps and 3Mbps supported
- High speed UART and PCM for Bluetooth



1.3 Block Diagram







1.4 Specifications Table

1.4.1 General

Features	Description			
Product Description	IEEE 802.11 a/b/g/n/ac Wi-Fi with Bluetooth 5.0 combo stamp module			
Major Chipset	CYW43455			
Host Interface	Wi-Fi:SDIO , BT:UART			
Dimension	12 mm X 12mm x 1.65 mm			
Package	LGA package			
Antenna	1X1			
Weight	0.48g			

1.4.2 WLAN

vveignt	0.48g
1.4.2 WLAN	eden
Features	Description
WLAN Standard	IEEE802.11
Wi-Fi SSV/PID	1A3B / 2390
Frequency Rage	2.4 GHz ISM Bands 2.412-2.472 GHz 5.15-5.25 GHz (FCC UNII-low band) for US/Canada and Europe 5.25-5.35 GHz (FCC UNII-middle band) for US/Canada and Europe 5.47-5.725 GHz for Europe 5.725-5.825 GHz (FCC UNII-high band) for US/Canada
Modulation	802.11a/g/n/ac: OFDM 802.11b: CCK(11, 5.5Mbps), DQPSK(2Mbps), BPSK(1Mbps)
Number of Channels	2.4GHz ■ USA, NORTH AMERICA, Canada and Taiwan – 1 ~ 11 ■ China, Australia, Most European Countries – 1 ~ 13 5GHz USA, EUROPE – 36, 40, 44, 48, 52, 56, 60, 64, 100, 104, 108, 112, 116, 120, 124, 128, 132, 136, 140, 149, 153, 157, 161, 165



2.	4	G
	_	$\mathbf{\circ}$

5**G**

	Min	Тур	Max	Unit
11b (11Mbps) @EVM<35%	16.5	18	19.5	dBm
11g (54Mbps) @EVM≦-27 dB	14.5	16	17.5	dBm
11n (HT20 MCS7) @EVM≦-28 dB	13.5	15	16.5	dBm

Output Power (Board Level Limit)*

• •				
	Min	Тур	Max	Unit
11a (54Mbps) @EVM≦-27 dB	13.5	15	16.5	dBm
11n (HT20 MCS7) @EVM≦-28 dB	13.5	15	16.5	dBm
11n (HT40 MCS7) @EVM≦-28 dB	11.5	13	14.5	dBm
11ac (VHT20 MCS8) @EVM≦-30 dB	12.5	14	15.5	dBm
11ac (VHT40 MCS9) @EVM≦-32 dB	11.5	13	14.5	dBm
11ac (VHT80 MCS9) @EVM≦-32 dB	10.5	12	13.5	dBm

2.4G

	Min	Тур	Max	Unit
11b (11Mbps)		-87	-84	dBm
11g (54Mbps)		-76	-73	dBm
11n (HT20 MCS7)		-74	-71	dBm

Receiver Sensitivity

5G

	Min	Тур	Max	Unit
11a (54Mbps)		-73	-70	dBm
11n (HT20 MCS7)		-71	-68	dBm
11n (HT40 MCS7)		-68	-65	dBm
11ac (VHT20 MCS8)		-66	-63	dBm
11ac (VHT40 MCS9)		-63	-60	dBm
11ac (VHT80 MCS9)		-59	-56	dBm



Data Rate	 802.11b: 1, 2, 5.5, 11Mbps 802.11a/g: 6, 9, 12, 18, 24, 36, 48, 54Mbps 802.11n: up to 150Mbps-single 802.11ac:up to 192.6Mbps (20MHz channel) 802.11ac:up to 400Mbps (40MHz channel) 802.11ac:up to 866.7Mbps (80MHz channel)
Security	 WPA and WPA2(Personal) support for powerful encryption and authentication. AES and TKIP in hardware for faster data encryption and IEEE 802.11i compatibility. Reference WLAN subsystem provides Cisco Compatible Extensions(CCX, CCX2.0, CCX3.0 and CCX4.0). Reference WLAN subsystem provides Wi-Fi Protected Setup(WPS).

^{*} If you have any certification questions about output power please contact FAE directly.

1.4.3 Bluetooth

Features	Description	Description			
Bluetooth Standard	BT5.0+Enhance	BT5.0+Enhanced Data Rate (EDR)			
Frequency Rage	2402MHz~2483l	2402MHz~2483MHz			
Modulation	Header GFSK Payload 2M: 4-DQPSK Payload 3M: 8DPSK				
Output Power	■ BR: 0 ~ 12 dBm(Conductive)				
	BT Sensitivity (BER<0.1%)				
		Min	Тур	Max	Unit
	BR		-86		dBm
Receiver Sensitivity	EDR(1M)		-86		dBm
	EDR(2M)		-80		dBm



1.4.4 Operating Conditions

Features Description			
Operating Conditions			
Voltage	VBAT: 3.2 ~ 4.8V ; typical: 3.6V VIO : 1.71 ~ 3.63V		
Operating Temperature	-30 to +85 °C¹		
Operating Humidity	<85% (non condensing)		
Storage Temperature	-40 to +100 ° c		
Storage Humidity	< 60 % (non condensing)		
ESD Protection			
Human Body Model	1KV per JEDEC EID/JESD22-A114		
Changed Device Model	250V per JEDEC EIA/JESD22-C101		
Changed Device Model 250V per JEDEC EIA/JESD22-C101			


10

¹ Functionality is guaranteed across this ambient temperature range. Optimal RF performance specified in the data sheet, however, is guaranteed only for -20 °C to 75 °C.



2. Pin Definition

2.1 Pin Map (Top View)





2.2 Pin Table

5 NC Floating Pin, No connect to anything. 6 BT_WAKE BT Device Wake 7 BT_HOSTWAKE BT Host Wake 8 NC Floating Pin, No connect to anything. 9 VBAT 3.3V power pin 3.3V VCC 10 GND Ground. 11 GND Ground. 12 WL_REG_ON this pin holds the WLAN section. Also, when deasserted, this pin holds the WLAN section in reset. This pin has an internal 200k ohm pull down resistor that is enabled by default. It can be disabled through programming. 13 WL_SDIO_HOSTWAK E 14 SDIO_DATA2 SDIO Data Line 2 15 SDIO_DATA3 SDIO Data Line 2 16 SDIO_CKM SDIO Command Input 17 SDIO_CLK SDIO Clock Input 18 SDIO_DATA0 SDIO Command Input 19 SDIO_DATA1 SDIO Data Line 0 19 SDIO_DATA1 SDIO Data Line 0 19 SDIO_DATA1 SDIO Data Line 0 10 GND Ground. 21 VIN_LDO_OUT Internal Buck voltage generation pin 22 VDDIO 1.8W-3.3V VDDIO supply for WLAN and BT VIO VCC 23 VIN_LDO Internal Buck voltage generation pin 24 SUSCLK_IN External 32k or RTC clock 25 BT_PCM_OUT PCM data Input 16 Internal Buck voltage generation pin 1 STOP CLK PCM Clock 1 Internal Buck voltage generation pin 1 STOP CLK PCM_CLK PCM Clock 1 Internal Buck voltage generation pin 1 STOP CLK PCM_CLK PCM Clock 1 Internal Buck voltage generation pin 1 STOP CLK PCM_CLK PCM Clock 27 BT_PCM_CLK PCM Clock 28 BT_PCM_CLK PCM Clock 29 BT_PCM_CLK PCM Clock 10 PCM data Input	Pin No	Definition	Basic Description	Voltage	Туре
GND Ground. GND Ground. GND Ground. GND Ground. GND Ground. GND Ground. GND GND GND Ground. GND GND GROUND. GND	1	GND	Ground.		GND
4 NC Floating Pin, No connect to anything. BT_WAKE BT Device Wake 7 BT_HOSTWAKE BT Host Wake O RO RO RO RO RO RO RO RO RO	2	WL_BT_ANT	WLAN/BT RF TX/RX path.		RF
5 NC Floating Pin, No connect to anything. 6 BT_WAKE BT Device Wake 7 BT_HOSTWAKE BT Host Wake 8 NC Floating Pin, No connect to anything. 9 VBAT 3.3V power pin 3.3V VCC 10 GND Ground. 11 GND Ground. 12 WL_REG_ON this pin holds the WLAN section. Also, when deasserted, this pin holds the WLAN section in reset. This pin has an internal 200k ohm pull down resistor that is enabled by default. It can be disabled through programming. 13 WL_SDIO_HOSTWAK E 14 SDIO_DATA2 SDIO Data Line 2 15 SDIO_DATA3 SDIO Data Line 2 16 SDIO_CKM SDIO Command Input 17 SDIO_CLK SDIO Command Input 18 SDIO_DATA0 SDIO Command Input 19 SDIO_DATA1 SDIO Data Line 0 19 SDIO_DATA1 SDIO Data Line 0 19 SDIO_DATA1 SDIO Data Line 0 10 GND Ground. 21 VIN_LDO_OUT Internal Buck voltage generation pin 22 VDDIO 1.8W-3.3V VDDIO supply for WLAN and BT VIO VCC 23 VIN_LDO Internal Buck voltage generation pin 24 SUSCLK_IN External 32k or RTC clock 25 BT_PCM_OUT PCM data Input 16 Internal Buck voltage generation pin 1 STOP_CM_OUT PCM data Input 1 Internal Buck voltage generation pin 1 STOP_CM_OUT PCM data Input 1 Internal Buck voltage generation pin 1 STOP_CM_OUT PCM data Input 1 Internal Buck voltage generation pin 1 STOP_CM_OUT PCM data Input 1 Internal Buck voltage generation pin 1 STOP_CM_OUT PCM data Input 1 Internal Buck voltage generation pin 1 STOP_CM_OUT PCM data Input 1 Internal Buck voltage generation pin 1 STOP_CM_OUT PCM data Input 1 Internal Buck voltage generation pin 1 STOP_CM_OUT PCM data Input 1 Internal Buck voltage generation pin 1 STOP_CM_OUT PCM data Input 1 Internal Buck voltage generation pin 1 STOP_CM_OUT PCM data Input 1 Internal Buck voltage generation pin 1 STOP_CM_OUT PCM data Input 1 Internal Buck voltage generation pin 1 STOP_CM_OUT PCM data Input 1 Internal Buck voltage generation pin 1 STOP_CM_OUT PCM data Input 1 Internal Buck voltage generation pin 1 STOP_CM_OUT PCM data Input	3	GND	Ground.		GND
6 BT_WAKE BT Device Wake 7 BT_HOSTWAKE BT Host Wake 8 NC Floating Pin, No connect to anything. 9 VBAT 3.3V power pin 3.3V VCC 10 GND Ground. GND 11 GND Ground. GND 12 WL_REG_ON Used by PMU to power up or power down the internal regulators used by the WLAN section. Also, when deasserted, this pin holds the WLAN section in reset. This pin has an internal 200k ohm pull down resistor that is enabled by default. It can be disabled through programming. 13 WL_SDIO_HOSTWAK E 14 SDIO_DATA2 SDIO Data Line 2 I/O 15 SDIO_DATA3 SDIO Data Line 2 I/O 16 SDIO_CMD SDIO Command Input I/O 17 SDIO_CLK SDIO Clock Input 18 SDIO_DATA0 SDIO Data Line 0 I/O 19 SDIO_DATA1 SDIO Data Line 1 I/O 19 SDIO_DATA1 SDIO Data Line 1 I/O 20 GND Ground. SDIO_DATA1 SDIO Data Line 1 I/O 21 VIN_LDO_OUT Internal Buck voltage generation pin 1.35V(typ) VCC 23 VIN_LDO Internal Buck voltage generation pin 1.35V(typ) VCC 24 SUSCLK_IN External 32K or RTC clock I/O 25 BT_PCM_OUT PCM data Input	4	NC	Floating Pin, No connect to anything.		Floating
7 BT_HOSTWAKE BT Host Wake O 8 NC Floating Pin, No connect to anything. Floating Pin, No connect to anything. 9 VBAT 3.3V power pin 3.3V VCC 10 GND Ground. GND 11 GND Ground. GND 12 WL_REG_ON Used by PMU to power up or power down the internal regulators used by the WLAN section. Also, when deasserted, this pin holds the WLAN section in reset. This pin has an internal 200k ohm pull down resistor that is enabled by default. It can be disabled through programming. I 13 WL_SDIO_HOSTWAK E WL Host Wake O 14 SDIO_DATA2 SDIO Data Line 2 I/O 15 SDIO_DATA3 SDIO Data Line 2 I/O 16 SDIO_CMD SDIO Command Input I/O 17 SDIO_CLK SDIO Clock Input I 18 SDIO_DATA0 SDIO Data Line 0 I/O 19 SDIO_DATA1 SDIO Data Line 1 I/O 20 GND Ground. GND 21 VIN_LDO_OUT Internal Buck voltage generation pin 1.35V(typ) VCC 22 VDDIO	5	NC	Floating Pin, No connect to anything.		Floating
8 NC Floating Pin, No connect to anything. Floating Pin, No connect to	6	BT_WAKE	BT Device Wake		I
9 VBAT 3.3V power pin 3.3V VCC 10 GND Ground. GND 11 GND Ground. GND 12 WL_REG_ON Used by PMU to power up or power down the internal regulators used by the WLAN section. Also, when deasserted, this pin holds the WLAN section in reset. This pin has an internal 200k ohm pull down resistor that is enabled by default. It can be disabled through programming. 13 WL_SDIO_HOSTWAK E 14 SDIO_DATA2 SDIO Data Line 2 I/O 15 SDIO_DATA3 SDIO Data Line 2 I/O 16 SDIO_CMD SDIO Command Input I/O 17 SDIO_CLK SDIO Clock Input I I 18 SDIO_DATA0 SDIO Data Line 0 I/O 19 SDIO_DATA1 SDIO Data Line 1 I/O 20 GND Ground. GND 21 VIN_LDO_OUT Internal Buck voltage generation pin 1.35V(typ) VCC 22 VDDIO 1.8V-3.3V VDDIO supply for WLAN and BT VIO VCC 23 VIN_LDO Internal Buck voltage generation pin 1.35V(typ) VCC 24 SUSCLK_IN External 32K or RTC clock II 25 BT_PCM_OUT PCM data Out 26 BT_PCM_CLK PCM Clock I/O 27 BT_PCM_IN PCM data Input	7	BT_HOSTWAKE	BT Host Wake		0
GND GROD Ground. GND Used by PMU to power up or power down the internal regulators used by the WLAN section. Also, when deasserted, this pin holds the WLAN section in reset. This pin has an internal 200k ohm pull down resistor that is enabled by default. It can be disabled through programming. WL_SDIO_HOSTWAK E WL SDIO_DATA2 SDIO Data Line 2 1/0 SDIO_DATA3 SDIO Data Line 3 I/0 SDIO_CMD SDIO_CMD SDIO Command Input I/0 SDIO_CK SDIO_LOK SDIO_LOK SDIO_DATA0 SDIO Data Line 0 I/0 SDIO_DATA1 SDIO_DA	8	NC	Floating Pin, No connect to anything.		Floating
Used by PMU to power up or power down the internal regulators used by the WLAN section. Also, when deasserted, this pin holds the WLAN section in reset. This pin has an internal 200k ohm pull down resistor that is enabled by default. It can be disabled through programming. WL_SDIO_HOSTWAK E WL SDIO_DATA2 SDIO Data Line 2 I/O 15 SDIO_DATA2 SDIO Data Line 3 I/O 16 SDIO_CMD SDIO Command Input I/O 17 SDIO_CLK SDIO Clock Input I I 18 SDIO_DATA0 SDIO Data Line 0 I/O 19 SDIO_DATA1 SDIO Data Line 1 I/O 20 GND Ground. GND 21 VIN_LDO_OUT Internal Buck voltage generation pin 1.35V(typ) VCC 22 VDDIO 1.8V-3.3V VDDIO Supply for WLAN and BT VIO VCC 23 VIN_LDO Internal Buck voltage generation pin 1.35V(typ) VCC 24 SUSCLK_IN External 32K or RTC clock I I 25 BT_PCM_OUT PCM data Out O 26 BT_PCM_CLK PCM Clock I/O 27 BT_PCM_IN PCM data Input	9	VBAT	3.3V power pin	3.3V	VCC
Used by PMU to power up or power down the internal regulators used by the WLAN section. Also, when deasserted, this pin holds the WLAN section in reset. This pin has an internal 200k ohm pull down resistor that is enabled by default. It can be disabled through programming. WL_SDIO_HOSTWAK E WL Host Wake O SDIO_DATA2 SDIO Data Line 2 I/O SDIO_DATA3 SDIO Data Line 3 I/O SDIO_CMD SDIO_CMD SDIO Command Input I/O SDIO_CLK SDIO_DATA0 SDIO Data Line 0 I/O SDIO_DATA1 SDI	10	GND	Ground.		GND
regulators used by the WLAN section. Also, when deasserted, this pin holds the WLAN section in reset. This pin has an internal 200k ohm pull down resistor that is enabled by default. It can be disabled through programming. WL_SDIO_HOSTWAK E WL Host Wake O SDIO_DATA2 SDIO Data Line 2 I/O SDIO_DATA3 SDIO Data Line 3 I/O SDIO_CMD SDIO_CMD SDIO Command Input I/O SDIO_CK SDIO_DATA0 SDIO_DATA0 SDIO_DATA0 SDIO_DATA1 SDIO_D	11	GND	Ground.		GND
WL_SDIO_HOSTWAK E WL Host Wake O 14 SDIO_DATA2 SDIO Data Line 2 I/O 15 SDIO_DATA3 SDIO Data Line 3 I/O 16 SDIO_CMD SDIO Command Input I/O 17 SDIO_CLK SDIO Clock Input 18 SDIO_DATA0 SDIO Data Line 0 I/O 19 SDIO_DATA1 SDIO Data Line 1 I/O 20 GND Ground. GND 21 VIN_LDO_OUT Internal Buck voltage generation pin 1.35V(typ) VCC 22 VDDIO 1.8V-3.3V VDDIO supply for WLAN and BT VIO VCC 23 VIN_LDO Internal Buck voltage generation pin 1.35V(typ) VCC 24 SUSCLK_IN External 32K or RTC clock II 25 BT_PCM_OUT PCM data Out 26 BT_PCM_CLK PCM Clock I/O 27 BT_PCM_IN PCM data Input	12	WL_REG_ON	regulators used by the WLAN section. Also, when deasserted, this pin holds the WLAN section in reset. This pin has an internal 200k ohm pull down resistor that is enabled by		I
15 SDIO_DATA3 SDIO Data Line 3 I/O	13		WL Host Wake		0
16 SDIO_CMD SDIO Command Input 17 SDIO_CLK SDIO Clock Input 18 SDIO_DATA0 SDIO Data Line 0 19 SDIO_DATA1 SDIO Data Line 1 20 GND Ground. 21 VIN_LDO_OUT Internal Buck voltage generation pin 22 VDDIO 1.8V-3.3V VDDIO supply for WLAN and BT VIO VCC 23 VIN_LDO Internal Buck voltage generation pin 24 SUSCLK_IN External 32K or RTC clock 25 BT_PCM_OUT PCM data Out 26 BT_PCM_CLK PCM Clock 27 BT_PCM_IN PCM data Input	14	SDIO_DATA2	SDIO Data Line 2		I/O
17 SDIO_CLK SDIO Clock Input 18 SDIO_DATA0 SDIO Data Line 0 19 SDIO_DATA1 SDIO Data Line 1 20 GND Ground. GND 21 VIN_LDO_OUT Internal Buck voltage generation pin 1.35V(typ) VCC 22 VDDIO 1.8V-3.3V VDDIO supply for WLAN and BT VIO VCC 23 VIN_LDO Internal Buck voltage generation pin 1.35V(typ) VCC 24 SUSCLK_IN External 32K or RTC clock 25 BT_PCM_OUT PCM data Out 26 BT_PCM_CLK PCM Clock 27 BT_PCM_IN PCM data Input	15	SDIO_DATA3	SDIO Data Line 3		I/O
18 SDIO_DATA0 SDIO Data Line 0 I/O 19 SDIO_DATA1 SDIO Data Line 1 I/O 20 GND Ground. GND 21 VIN_LDO_OUT Internal Buck voltage generation pin 1.35V(typ) VCC 22 VDDIO 1.8V-3.3V VDDIO supply for WLAN and BT VIO VCC 23 VIN_LDO Internal Buck voltage generation pin 1.35V(typ) VCC 24 SUSCLK_IN External 32K or RTC clock I 25 BT_PCM_OUT PCM data Out O 26 BT_PCM_CLK PCM Clock I/O 27 BT_PCM_IN PCM data Input	16	SDIO_CMD	SDIO Command Input		I/O
19 SDIO_DATA1 SDIO Data Line 1 20 GND Ground. GND 21 VIN_LDO_OUT Internal Buck voltage generation pin 1.35V(typ) VCC 22 VDDIO 1.8V-3.3V VDDIO supply for WLAN and BT VIO VCC 23 VIN_LDO Internal Buck voltage generation pin 1.35V(typ) VCC 24 SUSCLK_IN External 32K or RTC clock I 25 BT_PCM_OUT PCM data Out O 26 BT_PCM_CLK PCM Clock I/O 27 BT_PCM_IN PCM data Input	17	SDIO_CLK	SDIO Clock Input		J
GND GROD Ground. GND 21 VIN_LDO_OUT Internal Buck voltage generation pin 1.35V(typ) VCC 22 VDDIO 1.8V-3.3V VDDIO supply for WLAN and BT VIO VCC 23 VIN_LDO Internal Buck voltage generation pin 1.35V(typ) VCC 24 SUSCLK_IN External 32K or RTC clock I 25 BT_PCM_OUT PCM data Out O 26 BT_PCM_CLK PCM Clock I I O 1.35V(typ) VCC II I		_			
21VIN_LDO_OUTInternal Buck voltage generation pin1.35V(typ)VCC22VDDIO1.8V-3.3V VDDIO supply for WLAN and BTVIOVCC23VIN_LDOInternal Buck voltage generation pin1.35V(typ)VCC24SUSCLK_INExternal 32K or RTC clockI25BT_PCM_OUTPCM data OutO26BT_PCM_CLKPCM ClockI/O27BT_PCM_INPCM data InputI		_			
22VDDIO1.8V-3.3V VDDIO supply for WLAN and BTVIOVCC23VIN_LDOInternal Buck voltage generation pin1.35V(typ)VCC24SUSCLK_INExternal 32K or RTC clockI25BT_PCM_OUTPCM data OutO26BT_PCM_CLKPCM ClockI/O27BT_PCM_INPCM data InputI					
23VIN_LDOInternal Buck voltage generation pin1.35V(typ)VCC24SUSCLK_INExternal 32K or RTC clockI25BT_PCM_OUTPCM data OutO26BT_PCM_CLKPCM ClockI/O27BT_PCM_INPCM data InputI			·		
24 SUSCLK_IN External 32K or RTC clock I 25 BT_PCM_OUT PCM data Out O 26 BT_PCM_CLK PCM Clock I/O 27 BT_PCM_IN PCM data Input I			· · ·		
25 BT_PCM_OUT PCM data Out O 26 BT_PCM_CLK PCM Clock I/O 27 BT_PCM_IN PCM data Input I		_		1.35V(typ)	
26 BT_PCM_CLK PCM Clock I/O 27 BT_PCM_IN PCM data Input I		_			-
27 BT_PCM_IN PCM data Input					
					1/0
(A B) PI NO SYNO PI NO	28	BT_PCM_SYNC	PCM Synchronization control		I I/O



	SDIO mode selection pin	
GPIO_7		I
		I/O
		GND
		Floating
GND	Ground.	GND
	·	
BT_REG_ON		l
	·	
		Floating
		GND
	-	I/O
_	-	I/O
_		I/O
GPIO_2	GPIO configuration pin	I/O
BT_UART_RTS_N	High-Speed UART RTS	0
		0
BT_UART_RXD		I
BT_UART_CTS_N		I
		Floating
		Floating
NC	Floating Pin, No connect to anything.	Floating
	BT_REG_ON NC GND GPIO_6 GPIO_3 GPIO_5 GPIO_2 BT_UART_RTS_N BT_UART_TXD BT_UART_RXD BT_UART_CTS_N NC NC	GPIO_7 1.8V:pull up, connect to 1.8V 3.3V:pull down, connect to GND with using a 10K resistor or less GPIO_4 GPIO configuration pin GND Ground. NC Floating Pin, No connect to anything. GND Ground. Used by PMU to power up or power down the internal regulators used by the Bluetooth section. Also, when deasserted, this pin holds the Bluetooth section in reset. This pin has an internal 200k ohm pull down resistor that is enabled by default. It can be disabled through programming. NC Floating Pin, No connect to anything. GND Ground. GPIO_6 GPIO configuration pin GPIO_3 GPIO configuration pin GPIO_5 GPIO configuration pin GPIO_2 BT_UART_RTS_N High-Speed UART RTS BT_UART_TXD High-Speed UART Data Out BT_UART_CTS_N High-Speed UART CTS NC Floating Pin, No connect to anything. NC Floating Pin, No connect to anything.



3. Electrical Characteristics

3.1 Absolute Maximum Ratings

Symbol	Parameter	Minimum	Typical	Maximum	Unit
VBAT	DC supply for the VBAT and PA driver supply	-0.5	-	+6.0	V
VDDIO	DC supply voltage for digital I/o	-0.5	ı	+3.9	V

3.2 Recommended Operating Conditions

Symbol	Parameter	Minimum	Typical	Maximum	Unit
VBAT	Power supply for Internal Regulators and FEM	3.2	3.6	4.8	V
VDDIO	DC supply voltage for digital I/O	1.71	-	3.63	V

3.3 Digital IO Pin DC Characteristics

VDDIO	DC supply voltage for digital I/0)	1.71	-	3.63	V
.3 Digita	al IO Pin DC Character	istics	C	96	ULL	
Symbol	Parameter	Condition	Min	Тур	Max	Units
		Digital I/O pins	0,			
V_{IH}	Input high voltage (V _{DDIO})	VDDIO=1.8V	1.17	-	-	V
V_{IL}	Input low voltage (V _{DDIO})	VDDIO=1.8V	-	-	0.63	V
V_{OH}	Output High Voltage @ 2mA	VDDIO=1.8V	1.35	-	-	V
V _{OL}	Output Low Voltage @ 2mA	VDDIO=1.8V	-	-	0.45	V
VIH	Input high voltage (V _{DDIO})	VDDIO=3.3V	2.0	-	-	
V _{IL}	Input low voltage (V _{DDIO})	VDDIO=3.3V	-	-	0.8	
V_{OH}	Output High Voltage @ 2mA	VDDIO=3.3V	2.9	-	-	
V_{OL}	Output Low Voltage @ 2mA	VDDIO=3.3V	-	-	0.4	



3.4 Power up Timing Sequence

The AW-CM390SM has three signals that allow the host to control power consumption by enabling or disabling the Bluetooth, WLAN, and internal regulator blocks. These signals are described below. Additionally, diagrams are provided to indicate proper sequencing of the signals for various operational states. The timing values indicated are minimum required values; longer delays are also acceptable. **Note:**

- The WL_REG_ON and BT_REG_ON signals are ORed in the AW-CM390SM. The diagrams show both signals going high at the same time (as would be the case if both REG signals were controlled by a single host GPIO). If two independent host GPIOs are used (one for WL_REG_ON and one for BT_REG_ON), then only one of the two signals needs to be high to enable the AW-CM390SM regulators.
- The AW-CM390SM has an internal power-on reset (POR) circuit. The device will be held in reset for a
 maximum of 110 ms after VDDC and VDDIO have both passed the POR threshold. Wait at least 150 ms
 after VDDC and VDDIO are available before initiating SDIO accesses.

Description of Control Signals

The AW-CM390SM has two signals that enable or disable the Bluetooth and WLAN circuits and the internal regulator blocks, allowing the host to control power consumption.

Power-Up/Power-Down/Reset Control Signals


Signal	Description
	This signal is used by the PMU (with BT_REG_ON) to power up the WLAN section.
	It is also ORgated with the BT_REG_ON input to control the internal AW-NMNF
	regulators. When this pin is high, the regulators are enabled and the WLAN
WL_REG_ON	section is out of reset. When this pin is low, the WLAN section is in reset. If
	BT_REG_ON and WL_REG_ON are both low, the regulators are disabled. This pin
	has an internal 200 kΩ pull-down resistor that is enabled by default. It can be
	disabled through programming.
	This signal is used by the PMU (with WL_REG_ON) to decide whether or not to
	power down the internal AW-CM390SM regulators. If both BT_REG_ON and
DT DEC ON	WL_REG_ON are low, the regulators will be disabled. When this pin is low and
BT_REG_ON	WL_REG_ON is high, the BT section is in reset. This pin has an internal 200 $k\Omega$
	pull-down resistor that is enabled by default. It can be disabled through
	programming.

Note: For both the WL_REG_ON and BT_REG_ON pins, there should be at least a 10 msec time delay between consecutive toggles (where both signals have been driven low). This is to allow time for the CBUCK regulator to discharge. If this delay is not followed, then there may be a VDDIO in-rush current on the order of 36 mA during the next PMU cold start.




Control Signal Timing Diagrams

WLAN = ON, Bluetooth = ON




WLAN = OFF, Bluetooth = OFF






WLAN = ON, Bluetooth = OFF



WLAN = OFF, Bluetooth = ON






3-4-1. SDIO Host Interface Specification


AW-CM390SM support for SDIO version 3.0, including the new UHS-I modes:

- DS: Default speed (DS) up to 25MHz, including 1- and 4-bit modes (3.3V signaling).
- HS: High speed up to 50 MHz (3.3V signaling).
- SDR12: SDR up to 25 MHz (1.8V signaling).
- SDR25: SDR up to 50 MHz (1.8V signaling). •
- SDR50: SDR up to 100 MHz (1.8V signaling).
- SDR104: SDR up to 208MHz (1.8V signaling).





SDIO Default Mode Timing



SDIO Timing Data(Default Mode)

Symbol	Parameter	Condition	Min	Max	Units
t	CLK Frequency	Normal	0	25	MHz
f_pp	CLK Frequency	High Speed	0	50	IVITIZ
+	CLK High Time	Normal	10	-	
t_WH	CLK High Time	High Speed	7	-	
+	CIVITING	Normal	10	-	
t_WL	CLK Low Time	High Speed	7	-	
tTL⊞	CLK rise Time	Normal	-	10	
LILI	CERTISE TITLE	High Speed	-	3	
tTHL	CLK fall Time	Normal	-	10	
LITTE	CER Idii Tiille	High Speed	-	3	ns
	Innut Cotun Timo	Normal	5	-	
t _{ISU}	Input Setup Time	High Speed	6	-	
+	Input Hold Time	Normal	5	-	
t _{IH}		High Speed	2	-	
+	Output Dolay Time	Normal	-	14	
t_{ODLY}	Output Delay Time	High Speed	-	14	



3-4-2. UART Interface

The AW-CM390SM shares a single UART for Bluetooth . The UART is a standard 4-wire interface (RX, TX, RTS, and CTS) with adjustable baud rates from 9600 bps to 4.0 Mbps. The interface features an automatic baud rate detection capability that returns a baud rate selection. Alternatively, the baud rate may be selected through a vendor-specific UART HCI command.

UART has a 1040-byte receive FIFO and a 1040-byte transmits FIFO to support EDR. Access to the FIFOs is conducted through the AHB interface through either DMA or the CPU. The UART supports the Bluetooth 4.0 UART HCI specification: H4, a custom Extended H4, and H5. The default baud rate is 115.2 Kbaud. The UART supports the 3-wire H5 UART transport, as described in the Bluetooth specification ("Three-wire UART Transport Layer"). Compared to H4, the H5 UART transport reduces the number of signal lines required by eliminating the CTS and RTS signals.

Normally, the UART baud rate is set by a configuration record downloaded after device reset, or by automatic baud rate detection, and the host does not need to adjust the baud rate. Support for changing the baud rate during normal HCI UART operation is included through a vendor-specific command that allows the host to adjust the contents of the baud rate registers. The AW-CM390SM UARTs operate correctly with the host UART as long as the combined baud rate error of the two devices is within ±2%.


UART Interface Signals

PIN No.	Name	Description	Туре
42	BT_UART_TXD	Bluetooth UART Serial Output. Serial data output for the HCI UART Interface	О
43	BT_UART_RXD	Bluetooth UART Series Input. Serial data input for the HCI UART Interface	I
41	BT_UART_RTS_N	Bluetooth UART Request-to-Send. Active-low request-to-send signal for the HCI UART interface	О
44	BT_UART_CTS_N	Bluetooth UART Clear-to-Send. Active-low clear-to-send signal for the HCI UART interface.	I



UART Timing

UART Timing



UART Timing Specifications


Ref No.	Characteristics I	Minimum	Typical	Maximum	Unit
1	Delay time, UART_CTS_N low to UART_TXD valid -	- 8	_	1.5	Bit periods
2	Setup time, UART_CTS_N high before midpoint of stop bit		-	0.5	Bit periods
3	Delay time, midpoint of stop bit to UART_RTS_N - high	<u> </u>	_	0.5	Bit periods
	Zure				



3-4-3. PCM Interface Timing

3-4-3-1. Short Frame Sync, Master Mode

PCM Timing Diagram (Short Frame Sync, Master Mode)




PCM Interface Timing Specifications (Short Frame Sync, Master Mode)

Reference	Characteristics	Minimum	Typical	Maximum	Unit	
1	PCM bit clock frequency	-	_	12	MHz	
2	PCM bit clock LOW	41	_	_	ns	
3	PCM bit clock HIGH	41	_	_	ns	
4	PCM_SYNC delay	0	_	25	ns	
5	PCM_OUT delay	0	_	25	ns	
6	PCM_IN setup	8	_	_	ns	
7	PCM_IN hold	8	_	_	ns	
8	Delay from rising edge of PCM_BCLK during last bit period to PCM_OUT becoming high impedance	0	-	25	ns	



3-4-3-2. Short Frame Sync, Slave Mode

PCM Timing Diagram (Short Frame Sync, Slave Mode)




PCM Interface Timing Specifications (Short Frame Sync, Slave Mode)

Reference	Characteristics	Minimum	Typical	Maximum	Unit
1	PCM bit clock frequency	_	_	12	MHz
2	PCM bit clock LOW	41	_	_	ns
3	PCM bit clock HIGH	41	-	_	ns
4	PCM_SYNC setup	8	_	_	ns
5	PCM_SYNC hold	8	_	_	ns
6	PCM_OUT delay	0	_	25	ns
7	PCM_IN setup	8	_	_	ns
8	PCM_IN hold	8	-	_	ns
9	Delay from rising edge of PCM_BCLK during last bit period to PCM_OUT becoming high impedance	0	-	25	ns



3-4-3-3. Long Frame Sync, Master Mode

PCM Timing Diagram (Long Frame Sync, Master Mode)




PCM Interface Timing Specifications (Long Frame Sync, Master Mode)

Reference	Characteristics	Minimum	Typical	Maximum	Unit
1	PCM bit clock frequency	_	_	12	MHz
2	PCM bit clock LOW	41	-	-	ns
3	PCM bit clock HIGH	41	_	_	ns
4	PCM_SYNC delay	0	_	25	ns
5	PCM_OUT delay	0	_	25	ns
6	PCM_IN setup	8	_	_	ns
7	PCM_IN hold	8	_	_	ns
8	Delay from rising edge of PCM_BCLK during last bit period to PCM_OUT becoming high impedance	0	_	25	ns
	Lure				



3-4-3-4. Long Frame Sync, Slave Mode

PCM Timing Diagram (Long Frame Sync, Slave Mode)



PCM Interface Timing Specifications (Long Frame Sync, Slave Mode)


Reference	Characteristics	Minimum	Typical	Maximum	Unit
1	PCM bit clock frequency	_	-	12	MHz
2	PCM bit clock LOW	41	-	-	ns
3	PCM bit clock HIGH	41	-	-	ns
4	PCM_SYNC setup	8	-	_	ns
5	PCM_SYNC hold	8	_	_	ns
6	PCM_OUT delay	0	_	25	ns
7	PCM_IN setup	8	_	_	ns
8	PCM_IN hold	8	_	-	ns
9	Delay from rising edge of PCM_BCLK during last bit period to PCM_OUT becoming high impedance	0	_	25	ns





3-4-3-5. Short Frame Sync, Burst Mode

PCM Burst Mode Timing (Receive Only, Short Frame Sync)




PCM Burst Mode (Receive Only, Short Frame Sync)

Reference	Characteristics	Minimum	Typical	Maximum	Unit
1	PCM bit clock frequency	_	_	24	MHz
2	PCM bit clock LOW	20.8	_	_	ns
3	PCM bit clock HIGH	20.8	_	_	ns
4	PCM_SYNC setup	8	_	_	ns
5	PCM_SYNC hold	8	_	_	ns
6	PCM_IN setup	8	_	_	ns
7	PCM_IN hold	8	_	_	ns
	LUITO				



3-4-3-6. Long Frame Sync, Burst Mode

PCM Burst Mode Timing (Receive Only, Long Frame Sync)



PCM Burst Mode (Receive Only, Long Frame Sync)

Reference	Characteristics	Minimum	Typical	Maximum	Unit
1	PCM bit clock frequency	_	_	24	MHz
2	PCM bit clock LOW	20.8	_	_	ns
3	PCM bit clock HIGH	20.8	_	_	ns
4	PCM_SYNC setup	8	_	_	ns
5	PCM_SYNC hold	8	_	-	ns
6	PCM_IN setup	8	_	_	ns
7	PCM_IN hold	8	_	_	ns
	Lure				



3-4-4. Frequency Reference

An external crystal is used for generating all radio frequencies and normal operation clocking. As an alternative, an external frequency reference driven by a temperature-compensated crystal oscillator (TCXO) signal may be used. No software settings are required to differentiate between the two. In addition, a low-power oscillator (LPO) is provided for lower power mode timing.

External 32.768KHz Low-Power Oscillator

The AW-CM390SM uses a secondary low frequency clock for low-power-mode timing. Either the internal low- precision LPO or an external 32.768 kHz precision oscillator is required. The internal LPO frequency range is approximately 33 kHz ± 30% over process, voltage, and temperature, which is adequate for some applications. However, one trade-off caused by this wide LPO tolerance is a small current consumption increase during power save mode that is incurred by the need to wake-up earlier to avoid missing beacons. Whenever possible, the preferred approach is to use a precision external 32.768 kHz clock that meets the requirements listed in below.

External 32.768 kHz Sleep Clock Specifications

Parameter	LPO Clock	Units
Nominal input frequency	32.768	kHz
Frequency accuracy	±200	ppm
Duty cycle	30–70	%
Input signal amplitude	200–3300	mV, p-p
Signal type	Square-wave or sine-wave	-
Input impedance ^a	>100k	Ω
	<5	pF
Clock jitter (during initial start-up)	<10,000	ppm

a. When power is applied or switched off.





3.5 Power Consumption*

3.5.1 WLAN

Band	Mode	BW (MHz)	RF Power (dBm)	Transmit (VBAT_IN=3.6 V)	Receive (VBAT_IN=3.6 V)	
(GHz)				Avg.	Avg.	
	11b@1Mbps	20	18	TBD	TBD	
2.4	11g@54Mbps	20	16	TBD	TBD	
2.4	11n@MCS7	20	15	TBD	TBD	
	11n@MCS7	40	14	TBD	TBD	
	11a@54Mbps	20	15	TBD	TBD	
_	11n@MCS7	20	15	TBD	TBD	
5	11n@MCS7	40	13	TBD	TBD	
	11ac@MCS9 NSS1	80	12	TBD	TBD	

3.5.1 Bluetooth


No.	Mode	Packet Type	VBAT_IN=3.3 V
140.	Wiode	racket rype	Avg.
1	Transmit	DH5	TBD
2	Receive	3-DH5	TBD

^{*} The power consumption is based on Azurewave test environment, these data for reference only.



4. Mechanical Information

4.1 PCB Footprint







5. Packaging Information

- One reel can pack 1,500pcs 12x12 stamp modules (整軸產品數量為 1500pcs)
- One production label is pasted on the reel, one desiccant and one humidity indicator card are put on the reel

(卷軸貼上一張生產標籤,並放上一包防潮包及濕度指示卡)



3. One reel is put into the anti-static moisture barrier bag, and then one label is pasted on the bag (卷軸放進防靜電鋁箔袋,再貼上一張生產標籤)





4. A bag is put into the anti-static pink bubble wrap (防靜電鋁箔袋放進氣泡袋內)



One anti-static pink bubble wrap

... innei 5. A bubble wrap is put into the inner box and then one label is pasted on the inner box

(氣泡袋放進內箱中,再貼上一張生產標籤)



One production label

6. 5 inner boxes could be put into one carton

(五個內箱可以放進一個外箱)





7. Sealing the carton by AzureWave tape

(使用海華 Logo 膠帶將外箱進行工字型封箱)



8. One carton label and one box label are pasted on the carton. If one carton is not full, one balance label pasted on the carton

(外箱上貼附出貨標籤和箱號標籤;如不滿箱,需貼附尾數標籤)





Azurevvave rechnologies,	inc.				
Example of carton label (出貨標籤的範例)	AzureWave AzureWave Technologies Inc.				
	AzureWave P/N	2-2161H-B2	1		
	Customer	由業務提供	1		
	Customer P/N	由業務提供	1		
	Customer PO	由業務提供	1		
	Description	AW-CB161H]		
	QTY	1200 pcs]		
	C/N				
	N.W.	G.W.			
	ROHS				
Example of box label (箱號標籤)	B	OX0012018	itie		
Example of production label (生產標籤)	P/N: 				
	PCK NO.: PCKNO0069	097 			
Example of balance label (尾數標籤)		尾 数 alance			