

AW-CM256SM

IEEE 802.11a/b/g/n/ac Wi-Fi with Combo Stamp Module

Datasheet

AZUreWave **Rev. 19**

Bxx

(For Standard or other)



Revision History

Revision	Date	Description	Initials	Approved
Version 0. 1	2015/10/26	First Release	Amos Fu	Chihhao Liao
Version 0. 2	2016/07/26	 Add the table of contents Change the Connector Pin-out Definitions: Change the diagram Pin21 NC→ VIN_LDO_OUT Pin23 NC→ VIN_LDO Pin37 NC→ GPIO_6 	Licheng Wang	Chihhao Liao
		Pin38 ERCX_LTERX→GPIO_3Pin39 ERCX_LTETX→GPIO_5		31
Version 0.3	2016/08/17	Add Pin29 NC→GPIO_7	Licheng Wang	Chihhao Liao
Version 0.4	2016/08/22	Update the Block Diagram Change Pin29 definition	Licheng Wang	Chihhao Liao
Version 0.5	2016/12/22	Update General Specifications Update ESD rate	Licheng Wang	Chihhao Liao
Version 0.6	2016/12/28	Update General Specifications Update VBAT Specifications	Licheng Wang	Chihhao Liao
Version 0.7	2017/02/16	 Update General Specifications Update Recommended Operating Conditions Update Mechanical Dimensions Remove Power consumption 	Licheng Wang	Chihhao Liao
Version 0.8	2017/02/22	Update General Specifications	Licheng Wang	Chihhao Liao
Version 0.9	2017/04/11	Update to BT4.2 Update General Specifications	Licheng Wang	Chihhao Liao
Version 1.0	2017/04/14	Add 4-5 Frequency Reference	Licheng Wang	Chihhao Liao
Version 1.1	2017/09/29	Update General Specifications Update Datasheet to Azurewave specification	Licheng Wang	Chihhao Liao
Version 1.2	2017/10/20	Update VDDIO's Recommended Operating Conditions	Licheng Wang	Chihhao Liao



Version 1.3	2017/11/8	Update Block Diagram	Licheng Wang	Chihhao Liao
Version 1.4	2017/12/12	Update SDIO Host Interface Specification(to SDIO V3.0)	Licheng Wang	Chihhao Liao
Version 1.5	2018/01/12	Update Specifications Table and Mechanical Information	Licheng Wang	Chihhao Liao
Version 1.6	2018/11/16	Update 1.2.2 Bluetooth Features Update 1.4 Specifications Table	Licheng Wang	Chihhao Liao
Version 1.7	2019/4/3	Update to BT 5.0	Licheng Wang	Chihhao Liao
Version 1.8	2019/5/6	 Remove 2.4G HT40 Update 2. Pin Definition (TP1,TP2,TP3) 	Licheng Wang	Chihhao Liao
Version 1.9	2019/5/16	Update 2.2 pin table for PCM_Sync as I/O.	Licheng Wang	Chihhao Liao



Table of Contents

Revision History	
Table of Contents	4
1.Introduction	5
1.1 Product Overview	5
1.2 Features	6
1.2.1 WLAN	6
1.2.2 Bluetooth	6
1.3 Block Diagram	7
1.4 Specifications Table	8
1.4.1 General	8
1.4.2 WLAN	8
1.4.3 Bluetooth	9
1.4.4 Operating Conditions	10
2.1 Pin Map	11
2.1 Pin Map	11
2.2 Pin Table	
3. Electrical Characteristics	14
3.1 Absolute Maximum Ratings	14
3.2 Recommended Operating Conditions	14
3.3 Digital IO Pin DC Characteristics	14
3.4 Power up Timing Sequence	15
3.4.1 SDIO Host Interface Specification	24
3.4.2 UART Interface	20
3.4.3 Frequency Reference	21
3.5 Power Consumption ⁽²⁾	24
3.5.1 WLAN	24
3.5.2 Bluetooth	24
4. Mechanical Information	255
4.1 Mechanical Drawing	255
4.2 PCB Footprint	256
5. Packaging Information	26



1.Introduction

1.1 Product Overview

AzureWave Technologies, Inc. introduces the pioneer of the IEEE 802.11 a/b/g/n/ac WIFI with Bluetooth 5.0 combo SDIO and UART Stamp Module --- AW-CM256SM. The AW-CM256SM IEEE 802.11 a/b/g/n/ac WIFI with Bluetooth 5.0 combo module is a highly integrated wireless local area network (WLAN) solution to let users enjoy the digital content through the latest wireless technology without using the extra cables and cords. It combines with Bluetooth 5.0 and provides a complete 2.4GHz Bluetooth system which is fully compliant to Bluetooth 5.0 and v2.1 that supports EDR of 2Mbps and 3Mbps for data and audio communications. It enables a high performance, cost effective, low power, compact solution that easily fits onto the SDIO and UART combo stamp module.

Compliant with the IEEE 802.11a/b/g/n/ac standard, AW-CM256SM uses Direct Sequence Spread Spectrum (DSSS), Orthogonal Frequency Division Multiplexing (OFDM), BPSK, QPSK, CCK and QAM baseband modulation technologies.

Compare to 802.11n technology, 802.11ac standard makes big improvement on speed and range.

AW-CM256SM module adopts Cypress solution. The module design is based on the Cypress CYP43455 single chip.



1.2 Features

1.2.1 WLAN

High speed wireless connection up to 433.3Mbps transmit/receive PHY rate using 80MHz bandwidth


- 1 antennas to support 1(Transmit) × 1(Receive) technology and Bluetooth
- WCS (Wireless Coexistence System)
- Low power consumption and high performance
- Enhanced wireless security
- Fully speed operation with Piconet and Scatternet support
- 12mm(L) x 12mm(W) x1.65mm(H) LGA package
- Dual band 2.4 GHz and 5GHz 802.11 a/b/g/n/ac
- **External Crystal**

1.2.2 Bluetooth

- Trans 1 antennas to support 1(Transmit) × 1(Receive) technology and Bluetooth
- Fully qualified Bluetooth BT4.2
- Compliant BT5.0
- Enhanced Data Rate(EDR) compliant for both 2Mbps and 3Mbps supported
- High speed UART and PCM for Bluetooth



1.3 Block Diagram





1.4 Specifications Table

1.4.1 General

Features	Description
Product Description	IEEE 802.11 a/b/g/n/ac Wi-Fi with Bluetooth 5.0 combo stamp module
Major Chipset	CYW43455
Host Interface	Wi-Fi:SDIO , BT:UART
Dimension	12 mm X 12mm x 1.65 mm
Package	LGA package
Antenna	1X1
Weight	0.45g

1.4.2 WLAN

Features	Description
WLAN Standard	IEEE802.11
Wi-Fi SSV/PID	1A3B / 2256
Frequency Rage	2.4 GHz ISM Bands 2.412-2.472 GHz 5.15-5.25 GHz (FCC UNII-low band) for US/Canada and Europe 5.25-5.35 GHz (FCC UNII-middle band) for US/Canada and Europe 5.47-5.725 GHz for Europe 5.725-5.825 GHz (FCC UNII-high band) for US/Canada
Modulation	802.11a/g/n/ac: OFDM 802.11b: CCK(11, 5.5Mbps), DQPSK(2Mbps), BPSK(1Mbps)
Number of Channels	802.11b: USA, Canada and Taiwan – 1 ~ 11 Most European Countries – 1 ~ 13 802.11g: USA and Canada – 1 ~ 11 Most European Countries – 1 ~ 13 802.11n: USA and Canada – 1 ~ 11 Most European Countries – 1 ~ 13 802.11n: USA and Canada – 1 ~ 11 Most European Countries – 1 ~ 13 802.11a/n/ac: USA – 36, 40, 44, 48, 52, 56, 60, 64, 100, 104, 108, 112, 116, 120, 124, 128, 132, 136, 140, 149, 153, 157, 161, 165



2.	4	G
	_	•

	Min	Тур	Max	Unit
11b (11Mbps) @EVM<35%	16.5	18	19.5	dBm
11g (54Mbps) @EVM≦-27 dB	14.5	16	17.5	dBm
11n (HT20 MCS7) @EVM≦-28 dB	13.5	15	16.5	dBm
5G				

Output Power (Board Level Limit)*

	Min	Тур	Max	Unit
11a (54Mbps) @EVM≦-27 dB	13.5	15	16.5	dBm
11n (HT20 MCS7) @EVM≦-28 dB	13.5	15	16.5	dBm
11n (HT40 MCS7) @EVM≦-28 dB	11.5	13	14.5	dBm
11ac (VHT20 MCS8) @EVM≦-30 dB	12.5	14	15.5	dBm
11ac (VHT40 MCS9)	11.5	13	14.5	dBm

2.4G

@EVM≦-32 dB
11ac (VHT80 MCS9)

@EVM≤-32 dB

	Min	Тур	Max	Unit
11b (11Mbps)		-87		dBm
11g (54Mbps)		-76		dBm
11n (HT20 MCS7)		-74		dBm

12

13.5

dBm

10.5

5G

Receiver Sensitivity

	Min	Тур	Max	Unit		
11a (54Mbps)		-73		dBm		
11n (HT20 MCS7)		-71		dBm		
11n (HT40 MCS7)		-68		dBm		
11ac (VHT20 MCS8)		-66		dBm		
11ac (VHT40 MCS9)		-63		dBm		
11ac (VHT80 MCS9)		-59		dBm		

^{*} If you have any certification questions about output power please contact FAE directly.



1.4.3 Bluetooth

Features	Description					
Bluetooth Standard	BT5.0+Enhanced Data	Rate (E	DR)			
Frequency Rage	2402MHz~2483MHz					
Modulation	Header GFSK Payload 2M: 4-DQPSK Payload 3M: 8DPSK					
Output Power	■ BR: 0 ~ 12 dBm(Conductive)					
		Min	Тур	Max	Unit	
December Constitute	BR(GFSK)		-86		dBm	
Receiver Sensitivity	EDR(π/4-DQPSK)		-86		dBm	
	EDR(8-DPSK)		-80		dBm	

1.4.4 Operating Conditions


	EDK(0-DPSK)		-00		иын
1.4.4 Operating Conditions					
Features Description					
Operating Conditions					
Voltage	VBAT: 3.2 ~ 4.8V ; typic VIO : 1.8 ~ 3.3V	cal: 3.6V			
Operating Temperature	-30 to +85 ° c ¹				
Storage Temperature	-40 to +105 ° c				
ESD Protection	ESD Protection				
Human Body Model	1KV per JEDEC EID/s	JESD22	-A114		
Changed Device Model	250V per JEDEC EIA	/JESD2	2-C101		

¹ Functionality is guaranteed across this ambient temperature range. Optimal RF performance specified in the data sheet, however, is guaranteed only for -20 °C to 75 °C.



2. Pin Definition

2.1 Pin Map(TOP View)





2.2 Pin Table

Pin No	Definition	Basic Description	Туре
1	GND	Ground.	GND
2	WL_BT_ANT	WLAN/BT RF TX/RX path.	RF
3	GND	Ground.	GND
4	NC	Floating Pin, No connect to anything.	Floating
5	NC	Floating Pin, No connect to anything.	Floating
6	BT_WAKE	BT Device Wake	I
7	BT_HOSTWAKE	BT Host Wake	0
8	NC	Floating Pin, No connect to anything.	Floating
9	VBAT	3.3V power pin	VCC
10	XTAL_IN	Crystal Input(37.4MHz)	l .
11	XTAL_OUT	Crystal Output(37.4MHz)	0
12	WL_REG_ON	Used by PMU to power up or power down the internal regulators used by the WLAN section. Also, when deasserted, this pin holds the WLAN section in reset. This pin has an internal 200k ohm pull down resistor that is enabled by default. It can be disabled through programming.	I
13	WL_SDIO_HOSTWAK E	WL Host Wake	0
14	SDIO_DATA2	SDIO Data Line 2	I/O
15	SDIO_DATA3	SDIO Data Line 3	I/O
16	SDIO_CMD	SDIO Command Input	I/O
17	SDIO_CLK	SDIO Clock Input	I
18	SDIO_DATA0	SDIO Data Line 0	I/O
19	SDIO_DATA1	SDIO Data Line 1	I/O
20	GND	Ground.	GND
21	VIN_LDO_OUT	Internal Buck voltage generation pin	VCC
22	VDDIO	1.8V-3.3V VDDIO supply for WLAN and BT	VCC
23	VIN_LDO	Internal Buck voltage generation pin	VCC
24	SUSCLK_IN	External 32K or RTC clock	I
25	BT_PCM_OUT	PCM data Out	0
26	BT_PCM_CLK	PCM Clock	I/O
27	BT_PCM_IN	PCM data Input	I
28	BT_PCM_SYNC	PCM Synchronization control	I/O
29	GPIO_7	SDIO mode selection pin 1.8V:pull up, connect to 1.8V 3.3V:pull down, connect to GND with using a 10K resistor or less	ı
30	NC	Floating Pin, No connect to anything.	Floating
31	GND	Ground.	GND
32	NC	Floating Pin, No connect to anything.	Floating
33	GND	Ground.	GND
34	BT_REG_ON	Used by PMU to power up or power down the internal regulators used by the Bluetooth section. Also, when	I



		deasserted, this pin holds the Bluetooth section in reset. This pin has an internal 200k ohm pull down resistor that is enabled by default. It can be disabled through programming.	
35	NC	Floating Pin, No connect to anything.	Floating
36	GND	Ground.	GND
37	GPIO_6	GPIO configuration pin	1/0
38	GPIO_3	GPIO configuration pin	1/0
39	GPIO_5	GPIO configuration pin	1/0
40	GPIO_2	GPIO configuration pin	1/0
41	BT_UART_RTS_N	High-Speed UART RTS	0
42	BT_UART_TXD	High-Speed UART Data Out	0
43	BT_UART_RXD	High-Speed UART Data In	I
44	BT_UART_CTS_N	High-Speed UART CTS	I
TP1	NC	Floating Pin, No connect to anything.	Floating
TP2	NC	Floating Pin, No connect to anything.	Floating
TP3	NC	Floating Pin, No connect to anything.	Floating

Floating Pin, No connect to anything.

Floating Pin, No connect to anything.

Floating Pin, No connect to anything.



3. Electrical Characteristics

3.1 Absolute Maximum Ratings

Symbol	Parameter	Minimum	Typical	Maximum	Unit
VBAT	DC supply for the VBAT and PA driver supply	-0.5	-	+6.0	V
VDDIO	DC supply voltage for digital I/o	-0.5	ı	+3.9	V

3.2 Recommended Operating Conditions

Symbol	Parameter	Minimum	Typical	Maximum	Unit
VBAT	Power supply for Internal Regulators and FEM	3.2	3.6	4.8	V
VDDIO	DC supply voltage for digital I/O	1.71	-	3.63	V

3.3 Digital IO Pin DC Characteristics

VDDIO DC supply voltage for digital I/O			1.71	-	3.63 V	
.3 Digita	al IO Pin DC Character	istics	C	96	Ufre	
Symbol	Parameter	Condition	Min	Тур	Max	Units
		Digital I/O pins	0,,			
V _{IH}	Input high voltage (V _{DDIO})	VDDIO=1.8V	1.17	-	-	V
V_{IL}	Input low voltage (V _{DDIO})	VDDIO=1.8V	-	-	0.63	V
V _{OH}	Output High Voltage @ 2mA	VDDIO=1.8V	1.35	-	-	V
V_{OL}	Output Low Voltage @ 2mA	VDDIO=1.8V	-	-	0.45	V
V _{IH}	Input high voltage (V _{DDIO})	VDDIO=3.3V	2.0	-	-	
VIL	Input low voltage (V _{DDIO})	VDDIO=3.3V	-	-	0.8	
V _{OH}	Output High Voltage @ 2mA	VDDIO=3.3V	2.9	-	-	
V_{OL}	Output Low Voltage @ 2mA	VDDIO=3.3V	-	-	0.4	



3.4 Power up Timing Sequence

The AW-CM256SM has three signals that allow the host to control power consumption by enabling or disabling the Bluetooth, WLAN, and internal regulator blocks. These signals are described below. Additionally, diagrams are provided to indicate proper sequencing of the signals for various operational states. The timing values indicated are minimum required values; longer delays are also acceptable. **Note:**

- The WL_REG_ON and BT_REG_ON signals are ORed in the AW-CM256SM. The diagrams show both signals going high at the same time (as would be the case if both REG signals were controlled by a single host GPIO). If two independent host GPIOs are used (one for WL_REG_ON and one for BT_REG_ON), then only one of the two signals needs to be high to enable the AW-CM256SM regulators.
- The AW-CM256SM has an internal power-on reset (POR) circuit. The device will be held in reset for a
 maximum of 110 ms after VDDC and VDDIO have both passed the POR threshold. Wait at least 150 ms
 after VDDC and VDDIO are available before initiating SDIO accesses.

Description of Control Signals

The AW-CM256SM has two signals that enable or disable the Bluetooth and WLAN circuits and the internal regulator blocks, allowing the host to control power consumption.

Power-Up/Power-Down/Reset Control Signals


Signal	Description
	This signal is used by the PMU (with BT_REG_ON) to power up the WLAN section.
	It is also ORgated with the BT_REG_ON input to control the internal AW-NMNF
	regulators. When this pin is high, the regulators are enabled and the WLAN
WL_REG_ON_	section is out of reset. When this pin is low, the WLAN section is in reset. If
	BT_REG_ON and WL_REG_ON are both low, the regulators are disabled. This pin
	has an internal 200 $k\Omega$ pull-down resistor that is enabled by default. It can be
	disabled through programming.
	This signal is used by the PMU (with WL_REG_ON) to decide whether or not to
	power down the internal AW-CM256SM regulators. If both BT_REG_ON and
DT DEC ON	WL_REG_ON are low, the regulators will be disabled. When this pin is low and
BT_REG_ON	WL_REG_ON is high, the BT section is in reset. This pin has an internal 200 $k\Omega$
	pull-down resistor that is enabled by default. It can be disabled through
	programming.

Note: For both the WL_REG_ON and BT_REG_ON pins, there should be at least a 10 msec time delay between consecutive toggles (where both signals have been driven low). This is to allow time for the CBUCK regulator to discharge. If this delay is not followed, then there may be a VDDIO in-rush current on the order of 36 mA during the next PMU cold start.




Control Signal Timing Diagrams

WLAN = ON, Bluetooth = ON




WLAN = OFF, Bluetooth = OFF




WLAN = ON, Bluetooth = OFF





WLAN = OFF, Bluetooth = ON






3-4-1. SDIO Host Interface Specification


AZ-CM256SM support for SDIO version 3.0, including the new UHS-I modes:

- DS: Default speed (DS) up to 25MHz, including 1- and 4-bit modes (3.3V signaling).
- HS: High speed up to 50 MHz (3.3V signaling).
- SDR12: SDR up to 25 MHz (1.8V signaling).
- SDR25: SDR up to 50 MHz (1.8V signaling).
- SDR50: SDR up to 100 MHz (1.8V signaling). •
- SDR104: SDR up to 208MHz (1.8V signaling).
- DDR50: DDR up to 50 MHz (1.8V signaling).





SDIO Default Mode Timing



SDIO Timing Data(Default Mode)

Symbol	Parameter	Condition	Min	Max	Units
£.	CLK Frequency	Normal	0	25	MHz
f_pp	CLK Frequency	High Speed	0	50	IVITIZ
+	CLK High Time	Normal	10	-	
t_WH	CLK High Time	High Speed	7	-	
+	CLK Low Time	Normal	10	-	
t_WL	CLK LOW TITTLE	High Speed	7	-	
tTL⊞	CLK rise Time	Normal	-	10	
LILI	CERTISE TITLE	High Speed	-	3	
tTHL	CLK fall Time	Normal	-	10	
LITTE	CER Idii Tillie	High Speed	-	3	ns
	Innut Cotun Timo	Normal	5	-	
t _{ISU}	Input Setup Time	High Speed	6	-	
+	Input Hold Time	Normal	5	-	
t _{IH}	Input Hold Time	High Speed	2	-	
+	Output Dolay Time	Normal	-	14	
t_{ODLY}	Output Delay Time	High Speed	-	14	



3-4-2. UART Interface

The AW-CM256SM shares a single UART for Bluetooth . The UART is a standard 4-wire interface (RX, TX, RTS, and CTS) with adjustable baud rates from 9600 bps to 4.0 Mbps. The interface features an automatic baud rate detection capability that returns a baud rate selection. Alternatively, the baud rate may be selected through a vendor-specific UART HCI command.

UART has a 1040-byte receive FIFO and a 1040-byte transmits FIFO to support EDR. Access to the FIFOs is conducted through the AHB interface through either DMA or the CPU. The UART supports the Bluetooth 4.0 UART HCI specification: H4, a custom Extended H4, and H5. The default baud rate is 115.2 Kbaud. The UART supports the 3-wire H5 UART transport, as described in the Bluetooth specification ("Three-wire UART Transport Layer"). Compared to H4, the H5 UART transport reduces the number of signal lines required by eliminating the CTS and RTS signals.

Normally, the UART baud rate is set by a configuration record downloaded after device reset, or by automatic baud rate detection, and the host does not need to adjust the baud rate. Support for changing the baud rate during normal HCI UART operation is included through a vendor-specific command that allows the host to adjust the contents of the baud rate registers. The AW-CM256SM UARTs operate correctly with the host UART as long as the combined baud rate error of the two devices is within ±2%.


UART Interface Signals

PIN No.	Name	Description	Туре
42	BT_UART_TXD	Bluetooth UART Serial Output. Serial data output for the HCI UART Interface	0
43	BT_UART_RXD	Bluetooth UART Series Input. Serial data input for the HCI UART Interface	I
41	BT_UART_RTS_N	Bluetooth UART Request-to-Send. Active-low request-to-send signal for the HCI UART interface	0
44	BT_UART_CTS_N	Bluetooth UART Clear-to-Send. Active-low clear-to-send signal for the HCI UART interface.	I



UART Timing

UART Timing



UART Timing Specifications

Ref No.	Characteristics N	linimum	Typical	Maximum	Unit
1	Delay time, UART_CTS_N low to UART_TXD valid -		_	1.5	Bit periods
2	Setup time, UART_CTS_N high before midpoint of stop bit		-	0.5	Bit periods
3	Delay time, midpoint of stop bit to UART_RTS_N - high		_	0.5	Bit periods

3-4-3. Frequency Reference

An external crystal is used for generating all radio frequencies and normal operation clocking. As an alternative, an external frequency reference driven by a temperature-compensated crystal oscillator (TCXO) signal may be used. No software settings are required to differentiate between the two. In addition, a low-power oscillator (LPO) is provided for lower power mode timing.

External 32.768KHz Low-Power Oscillator

The AW-CM256SM uses a secondary low frequency clock for low-power-mode timing. Either the internal low- precision LPO or an external 32.768 kHz precision oscillator is required. The internal LPO frequency range is approximately 33 kHz ± 30% over process, voltage, and temperature, which is adequate for some applications. However, one trade-off caused by this wide LPO tolerance is a small current consumption increase during power save mode that is incurred by the need to wake-up earlier to avoid missing beacons. Whenever possible, the preferred approach is to use a precision external 32.768 kHz clock that meets the requirements listed in below.




External 32.768 kHz Sleep Clock Specifications

LPO Clock	Units
32.768	kHz
±200	ppm
30–70	%
200–3300	mV, p-p
Square-wave or sine-wave	_
>100k	Ω
<5	pF
<10,000	ppm
	32.768 ±200 30–70 200–3300 Square-wave or sine-wave >100k <5

a. When power is applied or switched off.

Crystal Interface and Clock Generation

The AW-CM256SM can use an external crystal to provide a frequency reference. The recommended configuration for the crystal oscillator including all external components is shown in below. Consult the reference schematics for the latest configuration.



A fractional-N synthesizer in the AW-CM256SM generates the radio frequencies, clocks, and data/packet timing, enabling it to operate using a wide selection of frequency references. The recommended default frequency reference is a 37.4 MHz crystal. The signal characteristics for the crystal interface are listed in below



Crystal Oscillator and External Clock—Requirements and Performance (Cont.)

		Crystal ^a		External Frequency Reference ^{b c}			;y	
Parameter	Conditions/Notes	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
WRF_XTAL_XOP Input high level	DC-coupled digital signal	-	-	-	1.0	-	1.26	V
WRF_XTAL_XOP input voltage (see Figure 6 on page 30)	IEEE 802.11a/b/g operation only	-	-	_	400	-	1200	mV _{p-p}
WRF_XTAL_XOP input voltage (see Figure 6 on page 30)	IEEE 802.11n/ac AC-coupled analog input	-	-	-	1	-	-	V _{p-p}
Duty cycle	37.4 MHz clock	_	-	_	40	50	60	%
Phase Noise ^g	37.4 MHz clock at 10 kHz offset	_	-	-	-	-	-129	dBc/Hz
(IEEE 802.11b/g)	37.4 MHz clock at 100 kHz offset	t –	-	-	-	-	-136	dBc/Hz
Phase Noise ^g	37.4 MHz clock at 10 kHz offset	_	_	_	-	-	-137	dBc/Hz
(IEEE 802.11a)	37.4 MHz clock at 100 kHz offset	t –	-	-	-	-	-144	dBc/Hz
Phase Noise ^g	37.4 MHz clock at 10 kHz offset	_	_	_	-	-	-134	dBc/Hz
(IEEE 802.11n, 2.4 GHz)	37.4 MHz clock at 100 kHz offset	t –	-	-	-	-	-141	dBc/Hz
Phase Noise ^g	37.4 MHz clock at 10 kHz offset	_	_	_	-	_	-142	dBc/Hz
(IEEE 802.11n, 5 GHz)	37.4 MHz clock at 100 kHz offset	t –	-	-	-	-	-149	dBc/Hz
Phase Noise ^g	37.4 MHz clock at 10 kHz offset	_	-	-	-	-	-148	dBc/Hz
(IEEE 802.11ac, 5 GHz)	37.4 MHz clock at 100 kHz offset	t –	-	_	_	_	-155	dBc/Hz





3.5 Power Consumption*

3.5.1 WLAN

Band	Mode	BW	RF Power	Transmit (VBAT_IN=3.6 V)	Receive (VBAT_IN=3.6 V)
(GHz)		(MHz)	(dBm)	Avg.	Avg.
	11b@1Mbps	20	18	339.5 mA	50.4mA
2.4	11g@54Mbps	20	16	165.8mA	53.0 mA
2.4	11n@MCS7	20	15	247.7mA	53.2mA
	11n@MCS7	40	14	212.6mA	63.2mA
	11a@54Mbps	20	15	280.1mA	69.1mA
5	11n@MCS7	20	15	234.3mA	69.2mA
5	11n@MCS7	40	13	204.3mA	78.4mA
	11ac@MCS9 NSS1	80	12	201.2mA	103.9mA

3.5.2 Bluetooth


No.	Mode	Docket Type	VBAT_IN=3.3 V
		Packet Type	Avg.
1	Transmit	DH5	31.7mA
2	Receive	3-DH5	23.1mA

^{*} The power consumption is based on Azurewave test environment, these data for reference only.




4. Mechanical Information

4.1 Mechanical Drawing





4.2 PCB Footprint



5. Packaging Information



