

# **AW-CM240NF**

## **IEEE 802.11 a/b/g/n/ac Wireless LAN and Bluetooth M.2 Combo Module**

### **Datasheet**

**Version 0.9**

## Revision History

<b>Revision</b>	<b>Date</b>	<b>Description</b>	<b>Initials</b>	<b>Approved</b>
Version 0.1	2015/03/30	Initial release	Oscar Liao	Chihhao Liao
Version 0.2	2015/06/10	Updated	Steven Jian	Chihhao Liao
Version 0.3	2016/03/02	Modified 2-4-2 WLAN GPIO Signals and Strapping Options	Steven Jian	Chihhao Liao
Version 0.4	2017/09/15	Modified Main Chip Model Name Updated Pin descriptions	Steven Jian	Chihhao Liao
Version 0.5	2017/10/12	Changed document format Updated 1.4.4 Operating Conditions Updated 4.1 Mechanical Drawing Updated 3. Electrical Characteristics Updated 2.2 Pin Table	Steven Jian	Chihhao Liao
Version 0.5	2018/05/24	Updated 2.2 Pin Table	Steven Jian	Chihhao Liao
Version 0.6	2018/06/12	Updated format	Steven Jian	Chihhao Liao
Version 0.7	2018/07/25	Modified 2.2 Pin Table Modified 3.5.2	Steven Jian	Chihhao Liao
Version 0.8	2018/09/20	Updated Title	Steven Jian	Chihhao Liao
Version 0.9	2018/11/15	Support BT 5.0	Steven Jian	Chihhao Liao

## Table of Contents

<b>Revision History .....</b>	<b>2</b>
<b>1. Introduction.....</b>	<b>4</b>
1.1 Product Overview .....	4
1.2 Features.....	5
1.2.1 WLAN.....	5
1.2.2 Bluetooth .....	6
1.3 Block Diagram.....	7
1.4 Specifications Table .....	8
1.4.1 General .....	8
1.4.2 WLAN.....	8
1.4.3 Bluetooth .....	10
1.4.4 Operating Conditions.....	10
<b>2. Pin Definition .....</b>	<b>11</b>
2.1 Pin Map.....	11
2.2 Pin Table.....	12
<b>3. Electrical Characteristics .....</b>	<b>17</b>
3.1 Absolute Maximum Ratings.....	17
3.2 Recommended Operating Conditions.....	17
3.3 Digital IO Pin DC Characteristics.....	17
3.4 Power up Timing Sequence .....	18
3.4.1 Sequencing of Reset and Regulator Control Signals.....	18
3.4.2 Description of Control Signals .....	18
3.4.3 Control Signal Timing Diagrams.....	19
3.5 Power Consumption * .....	21
3.5.1 WLAN.....	21
3.5.2 Bluetooth .....	22
<b>4. Mechanical Information.....</b>	<b>23</b>
4.1 Mechanical Drawing.....	23
<b>5. Packaging Information .....</b>	<b>24</b>

## 1. Introduction

### 1.1 Product Overview

AzureWave Technologies, Inc. introduces the advanced **IEEE 802.11 ac/a/b/g/n 2x2 MIMO WLAN and Bluetooth M.2 combo** module - **AW-CM240NF**. The module is targeted to mobile and embedded devices which need small footprint package, low power consumption, and multiple OS support. The module supports **2.4GHz and 5GHz bands** IEEE 802.11ac MAC/baseband/radio and Bluetooth 5.0 + BLE + EDR. It also features an integrated Power Management Unit (PMU), Power Amplifiers (PAs), and a Low Noise Amplifier (LNA) to address the needs of mobile devices that require minimal power consumption and compact size. By using AW-CM240NF, the customers can easily enable the Wi-Fi and BT embedded applications with the benefits of **high design flexibility, short development cycle, and quick time-to-market**.

For the WLAN operation, the AW-CM240NF uses DSSS, OFDM, DBPSK, DQPSK, CCK and QAM baseband modulation technologies. In IEEE 802.11ac mode, the WLAN operation supports rates of MCS0–MCS9 (up to 256 QAM) in **20 MHz, 40 MHz, and 80 MHz channels** for data rates up to 867 Mbps. A high level of integration and full implementation of the power management functions specified in the IEEE 802.11 standard minimize the system power requirements by using AW-CM240NF. In addition to the support of **WPA/WPA2 (personal)** and **WEP** encryption, the AW-CM240NF also supports the IEEE 802.11i security standard through **AES** and **TKIP** acceleration hardware for faster data encryption. For the video, voice and multimedia applications the AW-CM240NF support 802.11e Quality of Service (QoS).

For Bluetooth operation, the AW-CM240NF is **Bluetooth 5.0**. The Bluetooth transmitter also features a Class 1 power amplifier with Class 2 capability. The AW-CM240NF supports **extended Synchronous Connections (eSCO)**, for enhanced voice quality by allowing for retransmission of dropped packets, and **Adaptive Frequency Hopping (AFH)** for reducing radio frequency interference.

## 1.2 Features

- Integrates CYPRESS solutions of CYW4356 Wi-Fi /BT Single Chip
- Concurrent Bluetooth and WLAN operation
- ECI—enhanced coexistence support, ability to coordinate BT SCO transmissions around WLAN receives
- Multiple power saving modes for low power consumption
- Lead-free /Halogen Free Design
- 12 mm(L) x 16mm(W) x 1.5mm(H) 132 pin LGA package

### 1.2.1 WLAN

- IEEE 802.11ac Draft compliant
- Full IEEE 802.11a/b/g/n legacy compatibility with enhanced performance
- IEEE 802.11a/b/g/n/ac dual-band radio with virtual-simultaneous dual-band operation
- IEEE 802.11ac 2x2 MIMO supports for 20, 40, and 80 MHz channels with optional SGI (256 QAM modulation) provides data rates up to 866.7 Mbps.
- Tx and Rx low-density parity check (LDPC) support for improved range and power efficiency.
- Supports IEEE 802.15.2 external coexistence interface to optimize bandwidth utilization with other co-located wireless technologies such as LTE, GPS, or WiMAX
- Supports IEEE 802.11d, e, h, i, r, k, w
- WLAN host interface options
  - PCIe
- Security—WEP, WPA/WPA2 (personal), AES (HW), TKIP (HW), CKIP (SW).
- WMM/WMM-PS/WMM-SA
- Proprietary protocol —CCXv2/CCXv3/CCXv4/CCXv5
- Integrated CPU with on-chip memory for a complete WLAN subsystem minimizing the need to wake up the applications processor


### 1.2.2 Bluetooth

- **Bluetooth Class 1 or Class 2 transmitter operation**
- **Supports key features of upcoming Bluetooth standards**
- **Supports all Bluetooth 4.1 packet types**
- **Qualified for Bluetooth 5.0**
- **Fully supports Bluetooth Core Specification version 4.1 + (Enhanced Data Rate) EDR features:**
  - **Adaptive Frequency Hopping (AFH)**
  - **Quality of Service (QoS)**
  - **Extended Synchronous Connections (eSCO) — Voice Connections**
  - **Fast Connect (interlaced page and inquiry scans)**
  - **Secure Simple Pairing (SSP)**
  - **Sniff Subrating (SSR)**
  - **Encryption Pause Resume (EPR)**
  - **Extended Inquiry Response (EIR)**
  - **Link Supervision Timeout (LST)**
- **Multipoint operation with up to seven active slaves**
  - **Maximum of seven simultaneous active ACL links**
  - **Maximum of three simultaneous active SCO and eSCO connections with scatternet support**
- **Full support for power savings modes**
  - **Bluetooth clock request**
  - **Bluetooth standard sniff**
  - **Deep-sleep modes and software regulator shutdown**
- **Wideband speech support (16 bits linear data, MSB first, left justified at 4K samples/s for transparent air coding, both through I2S and PCM interface)**
- **Multiple simultaneous A2DP audio stream**

## 1.3 Block Diagram

A simplified block diagram of the AW-CM240NF module is depicted in the figure below.

### AW-CM240NF Block Diagram



## 1.4 Specifications Table

### 1.4.1 General

Features	Description
Product Description	IEEE 802.11 a/b/g/n/ac Wireless LAN and Bluetooth M.2 Combo Module
Major Chipset	CYPRESS CYW4356
Host Interface	WLAN: PCIe Bluetooth: UART
Dimension	16mm(L) 12xmm(W) x 1.5mm(H)
Package	M.2 1216 Solder down
Antenna	I-PEX MHF4 Connector Receptacle (20449) Ant 1: WiFi/BT Main Ant 2: WIFI AUX
Weight	0.6g

### 1.4.2 WLAN

Features	Description
WLAN Standard	IEEE 802.11a/b/g/n/ac, Wi-Fi compliant
WLAN VID/PID	14E4/43EC
WLAN SVID/SPID	1A3B/2217
Frequency Range	WLAN: 2.4 GHz / 5GHz Band
Modulation	DSSS DBPSK(1Mbps), DQPSK(2Mbps), CCK(11/5.5Mbps) OFDM BPSK(9/6Mbps/MCS0), QPSK(18/12Mbps/MCS1~2), 16-QAM(36/24Mbps/MCS3~4), 64-QAM(72.2/54/48Mbps/MCS5~7), 256-QAM(MCS8~9)
Number of Channels	802.11b: USA, Canada and Taiwan – 1 ~ 11 Most European Countries – 1 ~ 13 Japan – 1 ~ 13 802.11g: USA and Canada – 1 ~ 11 Most European Countries – 1 ~ 13 802.11n:





	USA and Canada – 1 ~ 11 Most European Countries – 1 ~ 13 802.11a: USA – 36, 40, 44, 48, 52, 56, 60, 64, 100, 104, 108, 112, 116, 120, 124, 128, 132, 136, 140, 149, 153, 157, 161, 165					
Output Power (Board Level Limit)*	2.4G					
		Min	Typ	Max	Unit	
	11b (11Mbps) @EVM<35%	14	16	18	dBm	
	11g (54Mbps) @EVM≤ -25 dB	12	14	16	dBm	
	11n (HT20 MCS7) @EVM≤ -27 dB	11	13	15	dBm	
	11n (HT20 MCS7) @EVM≤ -27 dB	9	11	13	dBm	
	5G					
		Min	Typ	Max	Unit	
	11a (54Mbps) @EVM≤ -25 dB	12	13	16	dBm	
	11n (HT20 MCS7) @EVM≤ -27 dB	11	12	15	dBm	
	11n (HT40 MCS7) @EVM≤ -27 dB	10	10	14	dBm	
	11ac (VHT80 MCS9) @EVM≤ -32 dB	6	8	10	dBm	
	Receiver Sensitivity	2.4G				
			Min	Typ	Max	Unit
		11b (11Mbps)		-88		dBm
11g (54Mbps)			-74		dBm	
11n (HT20 MCS7)			-71		dBm	
11n (HT40 MCS7)			-68		dBm	
5G						
		Min	Typ	Max	Unit	
11a (54Mbps)			-73		dBm	
11n (HT20 MCS7)			-70		dBm	
11n (HT40 MCS7)			-67		dBm	
11ac (VHT80 MCS9)			-59		dBm	
Data Rate		802.11b: 1, 2, 5.5, 11Mbps 802.11g: 6, 9, 12, 18, 24, 36, 48, 54Mbps 802.11n: MCS0~7 HT20/HT40 802.11a: 6, 9, 12, 18, 24, 36, 48, 54Mbps 802.11ac: MCS0~8 VHT20				

	802.11ac: MCS0~9 VHT40/VHT80
Security	<ul style="list-style-type: none"> <li>◆ WPA™- and WPA2™- (Personal) support for powerful encryption and authentication</li> <li>◆ AES and TKIP acceleration hardware for faster data encryption and 802.11i compatibility</li> <li>◆ Secure Easy Setup™ for simple Wi-Fi® setup and WPA2/WPA security configuration</li> <li>◆ Wi-Fi Protected Setup (WPS)</li> <li>◆ WEP</li> <li>◆ WMM / WMM-SA</li> <li>◆ CKIP(Software)</li> </ul>

\* If you have any certification questions about output power please contact FAE directly.

### 1.4.3 Bluetooth

Features	Description
Bluetooth Standard	Bluetooth 2.1+Enhanced Data Rate (EDR) / BLE/ BT5.0
Bluetooth VID/PID	13D3/3485
Frequency Range	2400~2483.5MHz
Modulation	GFSK (1Mbps), Π/4DQPSK (2Mbps) and 8DPSK (3Mbps)
Output Power	Class 2
Receiver Sensitivity	DH1:-92dBm 2DH5:-94dBm 3DH5:-88dBm

### 1.4.4 Operating Conditions

Features	Description
Operating Conditions	
Voltage	power supply for host:3.3V+-5%
Operating Temperature	-20~85°C (Functionality is guaranteed. Optimal RF operating is 0~55°C)
Operating Humidity	<85%
Storage Temperature	-40~85°C
Storage Humidity	<60 %

## ESD Protection

Human Body Model	>1kV
------------------	------

Changed Device Model	>300V
----------------------	-------

## 2. Pin Definition

## 2.1 Pin Map

### AW-CM240NF Top View Pin Map

[illegible]

## 2.2 Pin Table

Pin No	Definition	Basic Description	Voltage	Type
1	NC	No Connect		
2	JTAG_SEL	JTAG test on/off(pull high to enable JTAG)	VIO	I
3	NC	No Connect		
4	3.3V	3.3V Power Supply	3.3V	I
5	3.3V	3.3V Power supply input	3.3V	I
6	GND	System Ground Pin		
7	JTAG_TDO_GPIO_5	GPIO_5 (input/output)	VIO	O
8	GPIO_8	Strapping option(please pull up with 10k resistor)	VIO	I
9	GPIO_9	Strapping option(please pull up with 10k resistor)	VIO	I
10	JTAG_TDI_GPIO_4	0: SPROM is absent (default). *Please reserve pull-down resistor	VIO	I
11	JTAG_TMS_COEX2_GPIO_3	GPIO_3 (input/output)	VIO	I/O
12	JTAG_TCK_COEX1_GPIO_2	GPIO_2 (input/output)	VIO	I/O
13	JTAG_TRST_N_COEX0_GPIO_6	GPIO_6 (input/output)	VIO	I/O
14	NC	No Connect		
15	NC	No Connect		
16	NC	No Connect		
17	GND	System Ground Pin		
18	NC	No Connect		
19	NC	No Connect		
20	GND	System Ground Pin		
21	NC	No Connect		
22	NC	No Connect		
23	GND	System Ground Pin		
24	BT_DEV_WAKE	Bluetooth DEV_WAKE.	VIO	I
25	NC	No Connect		
26	GND	System Ground Pin		
27	SLPCLK	External sleep clock input (32.768 kHz).	0.2~3.3Vp-p	I
28	WL_RFDISABLE_L_GPIO1	WL_DEV_WAKE/GPIO1	VIO	I

29	PCIE_WAKEn	PCIe wake signal (output)	VIO	O
30	PCIE_CLKREQn	PCIe clock request (input/output)	VIO	I/O
31	PCIE_PERSTn	PCIe host indication to reset the device (input)	VIO	I
32	GND	System Ground Pin		
33	PCIE_RCLK_N	PCI Express Differential Clock Input—Negative		I
34	PCIE_RCLK_P	PCI Express Differential Clock Input—Positive		I
35	GND	System Ground Pin		
36	PCIE_TX_N	PCI Express Transmit Data—Negative		O
37	PCIE_TX_P	PCI Express Transmit Data—Positive		O
38	GND	System Ground Pin		
39	PCIE_RX_N	PCI Express Receive Data—Negative		I
40	PCIE_RX_P	PCI Express Receive Data—Positive		I
41	GND	System Ground Pin		
42	NC	No Connect		
43	NC	No Connect		
44	VIO_SD	Logic level for PCIe out-of-band signals.	VIO	I
45	WL_REG_ON	Used by PMU to power up or power down the internal module regulators used by the WLAN section. Also, when deasserted, this pin holds the WLAN section in reset.	VIO	I
46	SDIO_WAKE_L_GPIO_0	Reserve		
47	SDIO DAT3	Reserve		
48	SDIO DAT2	Reserve		
49	SDIO DAT1	Reserve		
50	SDIO DAT0	Reserve		
51	SDIO CMD	Reserve		
52	SDIO CLK	Reserve		
53	BT_HOST_WAKE	Bluetooth HOST_WAKE.	VIO	O
54	UART CTSn	UART_CTSn (input)	VIO	I
55	UART SOUT	UART_TXD (output)	VIO	O
56	UART SIN	UART_RXD (input)	VIO	I
57	UART RTSn	UART_RTSn (output)	VIO	O

58	PCM_SYNC	PCM sync; can be master (output) or slave (input).	VIO	I/O
59	PCM_IN	PCM data input	VIO	I
60	PCM_OUT	PCM data output	VIO	O
61	PCM_CLK	PCM bus clock; can be master (output) or slave (input)	VIO	I/O
62	GND	System Ground Pin		
63	BT_REG_ON	Used by PMU to power up or power down the internal module regulators used by the Bluetooth section. Also, when deasserted, this pin holds the Bluetooth section in reset.	VIO	I
64	WL_LED_GPIO_7	It can be used as WL_LED.	VIO	O
65	BT_I2S_DO_BT_LED_L	It can be used as BT_LED.	VIO	O
66	NC	No Connect		
67	NC	No Connect		
68	GND	System Ground Pin		
69	USB_D-	Reserve		
70	USB_D+	Reserve		
71	GND	System Ground Pin		
72	3.3V	3.3V Power Supply	3.3V	I
73	VIO	Digital I/O Power Supply	VIO	I
74	GND	System Ground Pin		
75	GND	System Ground Pin		
76	GND	System Ground Pin		
77	GND	System Ground Pin		
78	GND	System Ground Pin		
79	GND	System Ground Pin		
80	GND	System Ground Pin		
81	GND	System Ground Pin		
82	GND	System Ground Pin		
83	GND	System Ground Pin		
84	GND	System Ground Pin		
85	GND	System Ground Pin		

86	GND	System Ground Pin		
87	GND	System Ground Pin		
88	GND	System Ground Pin		
89	GND	System Ground Pin		
90	GND	System Ground Pin		
91	GND	System Ground Pin		
92	GND	System Ground Pin		
93	GND	System Ground Pin		
94	GND	System Ground Pin		
95	GND	System Ground Pin		
96	GND	System Ground Pin		
G1	GND	System Ground Pin		
G2	GND	System Ground Pin		
G3	GND	System Ground Pin		
G4	GND	System Ground Pin		
G5	GND	System Ground Pin		
G6	GND	System Ground Pin		
G7	GND	System Ground Pin		
G8	GND	System Ground Pin		
G9	GND	System Ground Pin		
G10	GND	System Ground Pin		
G11	GND	System Ground Pin		
G12	GND	System Ground Pin		
G13	GND	System Ground Pin		
G14	GND	System Ground Pin		
G15	GND	System Ground Pin		
G16	GND	System Ground Pin		
G17	GND	System Ground Pin		
G18	GND	System Ground Pin		
G19	GND	System Ground Pin		



G20	GND	System Ground Pin		
G21	GND	System Ground Pin		
G22	GND	System Ground Pin		
G23	GND	System Ground Pin		
G24	GND	System Ground Pin		
G25	GND	System Ground Pin		
G26	GND	System Ground Pin		
G27	GND	System Ground Pin		
G28	GND	System Ground Pin		
G29	GND	System Ground Pin		
G30	GND	System Ground Pin		
G31	GND	System Ground Pin		
G32	GND	System Ground Pin		
G33	GND	System Ground Pin		
G34	GND	System Ground Pin		
G35	GND	System Ground Pin		
G36	GND	System Ground Pin		

AzureWave



### 3. Electrical Characteristics

#### 3.1 Absolute Maximum Ratings

Symbol	Parameter	Min	Max	Units
3.3V	Power supply for Internal Regulators	-0.3	5.5	V
V <sub>IO</sub>	DC supply voltage for digital I/O	-0.5	3.9	V

#### 3.2 Recommended Operating Conditions

Symbol	Parameter	Type	Min	Typ	Max	Units
3.3V	Power supply for Internal Regulators	Input	3.13	-	3.46	V

#### 3.3 Digital IO Pin DC Characteristics

Symbol	Parameter	Condition	Min	Typ	Max	Unit
PCIe Interface I/O pins						
V <sub>IH</sub>	Input high voltage (V <sub>DDIO</sub> )	V <sub>DDIO</sub> =1.8V	1.27	-	-	V
V <sub>IL</sub>	Input low voltage (V <sub>DDIO</sub> )	V <sub>DDIO</sub> =1.8V	-	-	0.58	V
V <sub>OH</sub>	Output High Voltage @ 2mA	V <sub>DDIO</sub> =1.8V	1.4	-	-	V
V <sub>OL</sub>	Output Low Voltage @ 2mA	V <sub>DDIO</sub> =1.8V	-	-	0.45	V
V <sub>IH</sub>	Input high voltage (V <sub>DDIO</sub> )	V <sub>DDIO</sub> =3.3V	0.625xV <sub>DDIO</sub>	-	-	V
V <sub>IL</sub>	Input low voltage (V <sub>DDIO</sub> )	V <sub>DDIO</sub> =3.3V	-	-	0.25xV <sub>DDIO</sub>	V
V <sub>OH</sub>	Output High Voltage @ 2mA	V <sub>DDIO</sub> =3.3V	0.75xV <sub>DDIO</sub>	-	-	V
V <sub>OL</sub>	Output Low Voltage @ 2mA	V <sub>DDIO</sub> =3.3V	-	-	0.125xV <sub>DDIO</sub>	V
Other Digital I/O pins						
V <sub>IH</sub>	Input high voltage (V <sub>DDIO</sub> )	V <sub>DDIO</sub> =1.8V	0.65xV <sub>DDIO</sub>	-	-	V
V <sub>IL</sub>	Input low voltage (V <sub>DDIO</sub> )	V <sub>DDIO</sub> =1.8V	-	-	0.35xV <sub>DDIO</sub>	V
V <sub>OH</sub>	Output High Voltage @ 2mA	V <sub>DDIO</sub> =1.8V	V <sub>DDIO</sub> -0.45	-	-	V
V <sub>OL</sub>	Output Low Voltage @ 2mA	V <sub>DDIO</sub> =1.8V	-	-	0.45	V
V <sub>IH</sub>	Input high voltage (V <sub>DDIO</sub> )	V <sub>DDIO</sub> =3.3V	2.0	-	-	V
V <sub>IL</sub>	Input low voltage (V <sub>DDIO</sub> )	V <sub>DDIO</sub> =3.3V	-	-	0.8	V
V <sub>OH</sub>	Output High Voltage @ 2mA	V <sub>DDIO</sub> =3.3V	V <sub>DDIO</sub> -0.4	-	-	V
V <sub>OL</sub>	Output Low Voltage @ 2mA	V <sub>DDIO</sub> =3.3V	-	-	0.4	V

## 3.4 Power up Timing Sequence

### 3.4.1 Sequencing of Reset and Regulator Control Signals

The AW-CM240NF has three signals that allow the host to control power consumption by enabling or disabling the Bluetooth, WLAN, and internal regulator blocks. These signals are described below. Additionally, diagrams are provided to indicate proper sequencing of the signals for various operational states. The timing values indicated are minimum required values; longer delays are also acceptable.

**Note:**

- For both the WL\_REG\_ON and BT\_REG\_ON pins, there should be at least a 10 ms time delay between consecutive toggles (where both signals have been driven low). This is to allow time for the CBUCK regulator to discharge. If this delay is not followed, then there may be a VDDIO in-rush current on the order of 36 mA during the next PMU cold start.
- VBAT should not rise 10%–90% faster than 40 microseconds. VBAT should be up before or at the same time as VDDIO. VDDIO should NOT be present first or be held high before VBAT is high.

### 3.4.2 Description of Control Signals

The AW-CM240NF has two signals that enable or disable the Bluetooth and WLAN circuits and the internal regulator blocks, allowing the host to control power consumption.


PIN No.	Name	Description	Type
45	WL_REG_ON	Used by PMU to power up or power down the internal AW-CM240NF regulators used by the WLAN section. Also, when deasserted, this pin holds the WLAN section in reset. This pin has an internal 200 k $\Omega$ pull-down resistor that is enabled by default. It can be disabled through programming.	I
63	BT_REG_ON	Used by PMU to power up or power down the internal AW-CM240NF regulators used by the Bluetooth section. Also, when deasserted, this pin holds the Bluetooth section in reset. This pin has an internal 200 k $\Omega$ pull-down resistor that is enabled by default. It can be disabled through programming.	I

## Power-Up/Power-Down/Reset Control Signals


Signal	Description
WL_REG_ON	This signal is used by the PMU (with BT_REG_ON) to power up the WLAN section. It is also ORgated with the BT_REG_ON input to control the internal AW-CM240NF regulators. When this pin is high, the regulators are enabled and the WLAN section is out of reset. When this pin is low, the WLAN section is in reset. If BT_REG_ON and WL_REG_ON are both low, the regulators are disabled. This pin has an internal 200 kΩ pull-down resistor that is enabled by default. It can be disabled through programming.
BT_REG_ON	This signal is used by the PMU (with WL_REG_ON) to decide whether or not to power down the internal AW-CM240NF regulators. If both BT_REG_ON and WL_REG_ON are low, the regulators will be disabled. When this pin is low and WL_REG_ON is high, the BT section is in reset. This pin has an internal 200 kΩ pull-down resistor that is enabled by default. It can be disabled through programming.

### 3.4.3 Control Signal Timing Diagrams


WLAN = ON, Bluetooth = ON




WLAN = OFF, Bluetooth = OFF



## WLAN = ON, Bluetooth = OFF



## WLAN = OFF, Bluetooth = ON



## 3.5 Power Consumption\*

### 3.5.1 WLAN

No.	Item			3.3V_VBAT=3.3V			
				Max.		Avg.	
Band (GHz)	Mode	BW (MHz)	RF Power (dBm)	Transmit		Receive	
				Max.	Avg.	Max.	Avg.
2.4	11b@1Mbps	20	16	366.4	357.5	94.5	93.2
	11g@54Mbps	20	14	314.1	311.2	92.8	92.3
	11n@MCS7 SISO	20	13	301.3	299.6	92.7	92.3
	11n@MCS15	20	13	493.9	492.3	115.7	115.3
	11n@MCS7 SISO	40	11	294.3	292.8	108.6	108.0
	11n@MCS15	40	11	466.2	465.3	145.1	144.4
5	11a@54Mbps	20	13	317.4	316.7	107.5	107.0
	11n@MCS7 SISO	20	12	310.0	309.2	108.3	107.5
	11n@MCS15	20	12	491.4	489.5	136.4	135.9
	11n@MCS7 SISO	40	10	307.4	306.8	123.7	122.9
	11n@MCS15	40	10	489.0	487.8	164.6	163.6
	11ac@MCS9 NSS2	80	8	507.0	505.3	220.0	219.0

\*Current Unit: mA

### 3.5.2 Bluetooth

No.	Mode	Packet Type	RF Power (dBm)	3.3V_VBAT=3.3V	
				Max.	Avg.
1	Sleep	n/a	n/a	0.22	0.20
2	Transmit	DH5	1.7	25.5	24.8
		LE	1.1	19.8	19.5
3	Receive	DH5	n/a	17.0	16.8
		LE	n/a	16.5	16.4


\*Current Unit: mA

\* The power consumption is based on Azurewave test environment, these data for reference only.

**AzureWave Confidential**


## 4. Mechanical Information

### 4.1 Mechanical Drawing




#### HSC Receptacle

P/N : MM4829-2702RB0



#### HSC Cable

P/N : MXHG




## 5. Packaging Information

### 5.1



### 5.2



### 5.3





## 5.4



## 5.5

1 Carton= 5 Boxes



## 5.6

