

AW-AM342SM

IEEE 802.11 a/b/g/n Wi-Fi with ac friendly + Bluetooth 5.0 Combo Stamp LGA Module

Datasheet

Rev. B

DF

(For Standard)



Features

WLAN

Full IEEE 802.11a/b/g/n compatibility with enhanced performance:

- 802.11ac friendly, MCS8 (256-QAM) for 20 MHz channels in 5 GHz band.
- Single spatial stream with PHY data rates of up to 72.2 Mbps with 802.11n (MCS7) and 78 Mbps with 802.11ac (MCS8).
- 20 MHz channels with optional SGI support for MCS0-MCS7.
- IEEE 802.11ac explicit beamformee support.
- TX and RX low-density parity check (LDPC) support for improved range and power efficiency.
- Receive space-time block coding (STBC)
- On-chip power amplifier/low-noise amplifier for both bands.

Bluetooth

All optional Bluetooth 4.2 features supported.

- Bluetooth Class 1 or Class 2 transmitter operation.
- Supports BDR (1Mbps), EDR (2/3Mbps), BLE (1/2Mbps).
- Host controller interface (HCI) using a high-speed UART interface.
- PCM for audio data.
- Bluetooth 5.0 compliant with 2 Mbps GFSK data rate for BLE.



Revision History

Document NO: R2-1306-DST-01

Version	Revision Date	DCN NO.	Description	Initials	Approved
Version 0.1	2017/09/25		First Release	JM.Pang	Chihhao Liao
Version 0.2	2018/04/19		Add new IO pins	JM.Pang	Chihhao Liao
Version 0.3	2018/11/01		• RF Spec update	JM.Pang	Chihhao Liao
Version 0.4	2018/11/22		 • RF Spec update • Update BT spec to BT 5.0 	JM.Pang	Chihhao Liao
Version 0.5	2019/03/07		• 2.1 Pin Map update	JM.Pang	Chihhao Liao
Version 0.6	2019/07/04		 1.4 Specifications Table update 	JM.Pang	Chihhao Liao
Version 0A	2019/09/23		 Datasheet format update 1.4 Specifications Table update 2.1 Pin Map update 4.1 Mechanical Drawing update 	JM.Pang	Chihhao Liao
Version 0B	2020/04/06	DCN017076	• 2.1 Pin Map update	JM.Pang	Chihhao Liao



Table of Contents

1. Introduction 5 1.1 Product Overview 55 1.2 Block Diagram 55 1.3 Specifications Table 66 1.3.1 General 66 1.3.2 WLAN 66 1.3.3 Bluetooth 88 2. Pin Definition 9 2.1 Pin Map 9 2.2 Pin Table 10 3. Electrical Characteristics 12 3.1 Absolute Maximum Ratings 12 3.2 Recommended Operating Conditions 12 3.3 Digital IO Pin DC Characteristics 12 3.4 Power up Timing Sequence 13 3.4.1 SDIO Host Interface Specification 13 3.4.2 UART Interface 15 3.4.3 Sequencing of Reset and Regulator Control Signals 17 3.5 Power Consumption 21 3.5.1 WLAN 21 3.5.2 Bluetooth 21 3.6 Frequency Reference 22 4.1 Mechanical Information 24 5.2 Packaging Information 24	Revision History	3
1.1 Product Overview 5 1.2 Block Diagram 5 1.3 Specifications Table 6 1.3.1 General 6 1.3.2 WLAN 6 1.3.3 Bluetooth 8 2. Pin Definition 9 2.1 Pin Map 9 2.2 Pin Table 10 3. Electrical Characteristics 12 3.1 Absolute Maximum Ratings 12 3.2 Recommended Operating Conditions 12 3.3 Digital IO Pin DC Characteristics 12 3.4 Power up Timing Sequence 13 3.4.1 SDIO Host Interface Specification 13 3.4.2 UART Interface 15 3.4.3 Sequencing of Reset and Regulator Control Signals 17 3.5 Power Consumption 21 3.6 Frequency Reference 22 4.1 Mechanical Information 24 4.1 Mechanical Drawing 24 5. Packaging Information 25	1. Introduction	5
1.2 Block Diagram	1.1 Product Overview	5
1.3 Specifications Table 6 1.3.1 General 6 1.3.2 WLAN 6 1.3.3 Bluetooth 8 2. Pin Definition 9 2.1 Pin Map 9 2.2 Pin Table 10 3. Electrical Characteristics 12 3.1 Absolute Maximum Ratings 12 3.1 Absolute Maximum Ratings 12 3.2 Recommended Operating Conditions 12 3.3 Digital IO Pin DC Characteristics 12 3.4 Power up Timing Sequence 13 3.4.1 SDIO Host Interface Specification 13 3.4.2 UART Interface 15 3.4.3 Sequencing of Reset and Regulator Control Signals 17 3.5 Power Consumption 21 3.5.1 WLAN 21 3.5.2 Bluetooth 21 3.5.2 Bluetooth 21 3.6 Frequency Reference 22 4. Mechanical Information 24 4.1 Mechanical Drawing 24 5. Packaging Information 25	1.2 Block Diagram	5
1.3.1 General 6 1.3.2 WLAN 6 1.3.3 Bluetooth 8 2. Pin Definition 9 2.1 Pin Map 9 2.2 Pin Table 10 3. Electrical Characteristics 12 3.1 Absolute Maximum Ratings 12 3.2 Recommended Operating Conditions 12 3.3 Digital IO Pin DC Characteristics 12 3.4 Power up Timing Sequence 13 3.4.1 SDIO Host Interface Specification 13 3.4.2 UART Interface 15 3.4.3 Sequencing of Reset and Regulator Control Signals 17 3.5.1 WLAN 21 3.6.1 Frequency Reference 22 4. Mechanical Information 24 4.1 Mechanical Drawing 24	1.3 Specifications Table	6
1.3.2 WLAN 6 1.3.3 Bluetooth 8 2. Pin Definition 9 2.1 Pin Map 9 2.2 Pin Table 10 3. Electrical Characteristics 12 3.1 Absolute Maximum Ratings 12 3.2 Recommended Operating Conditions 12 3.3 Digital IO Pin DC Characteristics 12 3.4 Power up Timing Sequence 13 3.4.1 SDIO Host Interface Specification 13 3.4.2 UART Interface 15 3.4.3 Sequencing of Reset and Regulator Control Signals 17 3.5 Power Consumption 21 3.5.1 WLAN 21 3.6 Frequency Reference 22 4. Mechanical Information 24 4.1 Mechanical Drawing 24 5. Packaging Information 25	1.3.1 General	6
1.3.3 Bluetooth	1.3.2 WLAN	6
2. Pin Definition 9 2.1 Pin Map 9 2.2 Pin Table 10 3. Electrical Characteristics 12 3.1 Absolute Maximum Ratings 12 3.2 Recommended Operating Conditions 12 3.3 Digital IO Pin DC Characteristics 12 3.4 Power up Timing Sequence 13 3.4.1 SDIO Host Interface Specification 13 3.4.2 UART Interface 15 3.4.3 Sequencing of Reset and Regulator Control Signals 17 3.5 Power Consumption 21 3.5.1 WLAN 21 3.5.2 Bluetooth 21 3.6 Frequency Reference 22 4. Mechanical Information 24 5. Packaging Information 24	1.3.3 Bluetooth	
2.1 Pin Map	2. Pin Definition	9
2.2 Pin Table 10 3. Electrical Characteristics 12 3.1 Absolute Maximum Ratings 12 3.2 Recommended Operating Conditions 12 3.3 Digital IO Pin DC Characteristics 12 3.4 Power up Timing Sequence 13 3.4.1 SDIO Host Interface Specification 13 3.4.2 UART Interface 15 3.4.3 Sequencing of Reset and Regulator Control Signals 17 3.5.1 WLAN 21 3.5.2 Bluetooth 21 3.6 Frequency Reference 22 4. Mechanical Information 24 5. Packaging Information 24	2.1 Pin Map	9
3. Electrical Characteristics 12 3.1 Absolute Maximum Ratings 12 3.2 Recommended Operating Conditions 12 3.3 Digital IO Pin DC Characteristics 12 3.4 Power up Timing Sequence 13 3.4.1 SDIO Host Interface Specification 13 3.4.2 UART Interface 15 3.4.3 Sequencing of Reset and Regulator Control Signals 17 3.5 Power Consumption 21 3.5.1 WLAN 21 3.6 Frequency Reference 22 4. Mechanical Information 24 4.1 Mechanical Drawing 24 5. Packaging Information 25	2.2 Pin Table	
3.1 Absolute Maximum Ratings 12 3.2 Recommended Operating Conditions 12 3.3 Digital IO Pin DC Characteristics 12 3.4 Power up Timing Sequence 13 3.4.1 SDIO Host Interface Specification 13 3.4.2 UART Interface 15 3.4.3 Sequencing of Reset and Regulator Control Signals 17 3.5 Power Consumption* 21 3.5.1 WLAN 21 3.6 Frequency Reference 22 4. Mechanical Information 24 5. Packaging Information 24	3. Electrical Characteristics	12
3.2 Recommended Operating Conditions 12 3.3 Digital IO Pin DC Characteristics 12 3.4 Power up Timing Sequence 13 3.4.1 SDIO Host Interface Specification 13 3.4.2 UART Interface 15 3.4.3 Sequencing of Reset and Regulator Control Signals 17 3.5 Power Consumption [*] 21 3.5.1 WLAN 21 3.6 Frequency Reference 22 4. Mechanical Information 24 4.1 Mechanical Drawing 24 5. Packaging Information 25	3.1 Absolute Maximum Ratings	
3.3 Digital IO Pin DC Characteristics 12 3.4 Power up Timing Sequence 13 3.4.1 SDIO Host Interface Specification 13 3.4.2 UART Interface 15 3.4.3 Sequencing of Reset and Regulator Control Signals 17 3.5 Power Consumption* 21 3.5.1 WLAN 21 3.5.2 Bluetooth 21 3.6 Frequency Reference 22 4. Mechanical Information 24 5. Packaging Information 24	3.2 Recommended Operating Conditions	
3.4 Power up Timing Sequence 13 3.4.1 SDIO Host Interface Specification 13 3.4.2 UART Interface 15 3.4.3 Sequencing of Reset and Regulator Control Signals 17 3.5 Power Consumption* 21 3.5.1 WLAN 21 3.5.2 Bluetooth 21 3.6 Frequency Reference 22 4. Mechanical Information 24 5. Packaging Information 25	3.3 Digital IO Pin DC Characteristics	
3.4.1 SDIO Host Interface Specification 13 3.4.2 UART Interface 15 3.4.3 Sequencing of Reset and Regulator Control Signals 17 3.5 Power Consumption* 21 3.5.1 WLAN 21 3.5.2 Bluetooth 21 3.6 Frequency Reference 22 4. Mechanical Information 24 4.1 Mechanical Drawing 24 5. Packaging Information 25	3.4 Power up Timing Sequence	
3.4.2 UART Interface 15 3.4.3 Sequencing of Reset and Regulator Control Signals 17 3.5 Power Consumption [*] 21 3.5.1 WLAN 21 3.5.2 Bluetooth 21 3.6 Frequency Reference 22 4. Mechanical Information 24 5. Packaging Information 25	3.4.1 SDIO Host Interface Specification	
3.4.3 Sequencing of Reset and Regulator Control Signals 17 3.5 Power Consumption [*] 21 3.5.1 WLAN 21 3.5.2 Bluetooth 21 3.6 Frequency Reference 22 4. Mechanical Information 24 4.1 Mechanical Drawing 24 5. Packaging Information 25	3.4.2 UART Interface	
3.5 Power Consumption [*] 21 3.5.1 WLAN 21 3.5.2 Bluetooth 21 3.6 Frequency Reference 22 4. Mechanical Information 24 4.1 Mechanical Drawing 24 5. Packaging Information 25	3.4.3 Sequencing of Reset and Regulator Control Signals	
3.5.1 WLAN 21 3.5.2 Bluetooth 21 3.6 Frequency Reference 22 4. Mechanical Information 24 4.1 Mechanical Drawing 24 5. Packaging Information 25	3.5 Power Consumption [*]	
3.5.2 Bluetooth	3.5.1 WLAN	21
3.6 Frequency Reference 22 4. Mechanical Information 24 4.1 Mechanical Drawing 24 5. Packaging Information 25	3.5.2 Bluetooth	21
 4. Mechanical Information	3.6 Frequency Reference	
4.1 Mechanical Drawing24 5. Packaging Information	4. Mechanical Information	24
5. Packaging Information25	4.1 Mechanical Drawing	24
	5. Packaging Information	25



1. Introduction

1.1 Product Overview

The Cypress CYW43012 single-chip device integrates a IEEE 802.11a/b/g/n compliant 802.11acfriendly MAC/baseband/radio and Bluetooth 5.0 + EDR (enhanced data rate). It provides a small form-factor solution with minimal external components to drive down cost for mass volumes and allows for handheld device flexibility in size, form, and function. Comprehensive power management circuitry and software ensure the system can meet the needs of highly mobile devices that require minimal power consumption and reliable operation.

1.2 Block Diagram



AW-AM342SM BLOCK DIAGRAM



1.3 Specifications Table

1.3.1 General

Features	Description
Product Description	IEEE 802.11a/b/g/n with ac friendly, Wi-Fi compliant/ Bluetooth
Major Chipset	CYW43012
Host Interface	Wi-Fi: SDIO BT: UART
Dimension	12mm x 12mm x 2.2mm
Package	Stamp LGA package
Antenna	Ant 1: WiFi Tx/Rx + BT
Weight	0.6g

1.3.2 WLAN

Features	Description
WLAN Standard	IEEE802.11 a/b/g/n with ac friendly
WLAN VID/PID	N/A
WLAN SVID/SPID	N/A
Frequency Rage	2.4 GHz ISM Bands 2.412-2.472 GHz 5.15-5.25 GHz (FCC UNII-low band) for US/Canada and Europe 5.25-5.35 GHz (FCC UNII-middle band) for US/Canada and Europe 5.47-5.725 GHz for Europe 5.725-5.825 GHz (FCC UNII-high band) for US/Canada
Modulation	802.11a/g/n/ac: OFDM 802.11b: CCK(11, 5.5Mbps), DQPSK(2Mbps), BPSK(1Mbps)
Number of Channels	802.11b: USA, Canada and Taiwan $- 1 \sim 11$ Most European Countries $- 1 \sim 13$ 802.11g: USA and Canada $- 1 \sim 11$ Most European Countries $- 1 \sim 13$ 802.11n:



	USA and Canada – 1 ~ 11 Most European Countries – 1 ~ 13 802.11a: USA – 36, 40, 44, 48, 52, 56, 60, 64, 100, 104, 108, 112, 116, 120, 124, 128, 132, 136, 140, 149, 153, 157, 161, 165				
	2.4G		-		
		Min	Тур	Max	Unit
	@EVM<35%	16	18	20	dBm
	11g (54Mbps) @EVM≦-25 dB	13	15	17	dBm
Output Power	11n (HT20 MCS7) @EVM≦-27 dB	13	15	17	dBm
(Board Level Limit)*	5G				
		Min	Тур	Max	Unit
	11a (54Mbps) @EVM≦-25 dB	11	13	15	dBm
	11n (HT20 MCS7) @EVM≦-27 dB	11	13	15	dBm
	11ac (VHT20 MCS8) @EVM≦-30 dB	8	10	12	dBm
	2.4G				
		Min	Тур	Max	Unit
	11b (11Mbps)		-88	-85	dBm
	11g (54Mbps)		-76	-73	dBm
	11n (HT20 MCS7)		-76	-73	dBm
Receiver Sensitivity	5G				
		Min	Тур	Max	Unit
	11a (54Mbps)		-74	-71	dBm
	11n (HT20 MCS7)		-74	-71	dBm
	11ac (VHT20 MCS8)		-70	-67	dBm
Data Rate	802.11b: 1, 2, 5.5, 11Mbps 802.11a/g: 6, 9, 12, 18, 24, 36, 48, 54Mbps 802.11n:MCS0~7 802.11ac:MCS0~8				
Security	WEP WPA Personal, WPA2 Personal WMM, WMM-PS (U-APSD), WMM-SA, AES (hardware accelerator) TKIP (hardware accelerator) CKIP (software support)				

* If you have any certification questions about output power please contact FAE directly.



1.3.3 Bluetooth

Features	Description					
Bluetooth Standard	Bluetooth 5.0	Bluetooth 5.0				
Bluetooth VID/PID	N/A	N/A				
Frequency Rage	2402MHz~2480M	2402MHz~2480MHz				
Modulation	Header GFSK Payload 2M: 4-DQPSK Payload 3M: 8DPSK					
0.4.45		Min	Тур	Max	Unit	
Output Power	Basic Rate	6	8	10	dBm dBm	
	BT Sensitivity (BER<0.1%)					
		Min	Тур	Max	Unit	
Receiver Sensitivity	BR		-88	-85	dBm	
	EDR		-90	-87	dBm	
	Low Energy		-86	-83	dBm	

1.3.4 Operating Conditions

Features	Description
Operating Conditions	
Voltage	VBAT: 3.2~4.4V VIO : 1.8
Operating Temperature	-20 to +70 °C
Operating Humidity	less than 85% R.H.
Storage Temperature	-40 to +85 °C
Storage Humidity	less than 60% R.H.
ESD Protection	
Human Body Model	1.8KV per MIL-STD-883H Method 3015.8
Changed Device Model	250V per JEDEC EIA/JESD22-C101E



2. Pin Definition

2.1 Pin Map

AW-AM342SM Top View Pin Map





2.2 Pin Table

Pin No	Definition	Basic Description	Voltage	Туре
1	GND	Ground.		GND
2	WL_BT_ANT	WLAN/BT RF TX/RX path.		RF
3	GND	Ground.		GND
4	P8	Function pin		I/O
5	P9	Function pin		I/O
6	NC6	Floating Pin		Floating
7	BT_HOSTWAKE	BT Host Wake		0
8	CLK_REQ	Reference clock request		I/O
9	VBAT	3.3V power pin	3.3V	VCC
10	XTAL_IN	Crystal Input(37.4MHz)		I
11	XTAL_OUT	Crystal Output(37.4MHz)		0
		Used by PMU to power up or power down the		
		internal regulators used by the WLAN		
		section. Also, when deasserted, this pin		
12	WL_REG_ON	holds the WLAN section in reset. This pin		I
		has an internal 200k ohm pull down resistor		
		that is enabled by default. It can be disabled		
		through programming.		
13	WL_SDIO_HOSTWAKE	WL Host Wake		0
14	SDIO_DATA2	SDIO Data Line 2		I/O
15	SDIO_DATA3	SDIO Data Line 3		I/O
16	SDIO_CMD	SDIO Command Input		I/O
17	SDIO_CLK	SDIO Clock Input		I
18	SDIO_DATA0	SDIO Data Line 0		I/O
19	SDIO_DATA1	SDIO Data Line 1		I/O
20	GND	Ground.		GND
21	VIN_LDO_OUT	Internal Buck voltage generation pin		VCC
22	VDDIO	1.8V VDDIO supply for WLAN and BT	1.8V	VCC
23	VIN_LDO	Internal Buck voltage generation pin		VCC
24	SUSCLK	External 32K or RTC clock		I
25	BT_PCM_OUT	PCM data Out		0
26	BT_PCM_CLK	PCM Clock		I/O
27	BT_PCM_IN	PCM data Input		I
28	BT_PCM_SYNC	PCM Synchronization control		0
29	P6	Function pin		I/O
30	P1	Function pin		I/O
31	GND	Ground.		GND
32	P12	Function pin		I/O
33	GND	Ground.		GND
34	BT_REG_ON	Used by PMU to power up or power down the		I

10

Expiry Date: Forever



		internal regulators used by the Bluetooth section. Also, when deasserted, this pin holds the Bluetooth section in reset. This pin has an internal 200k ohm pull down resistor that is enabled by default. It can be disabled through programming.		
35	P7	Function pin	I/O	
36	GND	Ground.	GND	
37	GPIO_6	GPIO configuration pin	I/O	
38	SECI_IN/GPIO_4	GPIO configuration pin	I/O	
39	GPIO_2	GPIO configuration pin	I/O	
40	SECI_OUTGPIO_5	GPIO configuration pin	I/O	
41	BT_UART_RTS_N	High-Speed UART RTS	0	
42	BT_UART_TXD	High-Speed UART Data Out	0	
43	BT_UART_RXD	High-Speed UART Data In	I	
44	BT_UART_CTS_N	High-Speed UART CTS	I	
45	P0	Function pin	I/O	
46	P11	Function pin	I/O	
47	P5_BT_DEV_WAKE	BT Device Wake	I	
49	GND	Ground.	GND	
50	GND	Ground.	GND	
51	GND	Ground.	GND	
52	GND	Ground.	GND	
53	GND	Ground.	GND	
54	GND	Ground.	GND	
56	GND	Ground.	GND	
57	GND	Ground.	GND	



3. Electrical Characteristics

3.1 Absolute Maximum Ratings

Symbol	Parameter	Minimum	Typical	Maximum	Unit
VBAT	DC supply for the VBAT and PA driver supply	-0.5	-	+5.0	V
V IO	DC supply voltage for digital I/O	-0.5	-	2.20	V
VDDIO RF	DC supply voltage for RF switch I/Os	-0.5	-	4.10	V
Тј	Maximum junction temperature	-	-	125	°C
TBD	Maximum input power for RX input portsb	-	-	0	dBM

3.2 Recommended Operating Conditions

Symbol	Parameter	Minimum	Typical	Maximum	Unit
VBAT	Power supply for Internal Regulator and FEM	3.2	3.6	4.4	V
VDDIO	DC supply voltage for digital I/O	1.62	1.8	1.98	V

3.3 Digital IO Pin DC Characteristics

Symbol	Parameter	Minimum	Typical	Maximum	Unit
VIH	Input high voltage (VDDIO)	0.65 x VDDIO	-	-	V
VIL	Input low voltage (VDDIO)	-	-	0.35 × VDDIO	V
VOH	Output High Voltage @ 2mA	VDDIO – 0.45	-	-	V
VOL	Output Low Voltage @ 2mA	-	-	0.45	V



3.4 Power up Timing Sequence

3.4.1 SDIO Host Interface Specification



SDIO Bus Timing (Default Mode)

Parameter	Symbol	Minimum	Typical	Maximum	Unit			
SDIO CLK (All values are referred to minimum VIH and maximum VIL)								
Frequency – Data Transfer mode	f _{PP}	0	_	25	MHz			
Frequency – Identification mode	f _{OD}	0	-	400	kHz			
Clock low time	t _{WL}	10	-	-	ns			
Clock high time	t _{WH}	10	-	-	ns			
Clock rise time	t _{TLH}	-	-	10	ns			
Clock low time	t _{THL}	-	-	10	ns			
Inputs: CMD, DAT (referenced to CLK)	-		-		·			
Input setup time	t _{ISU}	5	_	_	ns			
Input hold time	t _{IH}	5	-	-	ns			
Outputs: CMD, DAT (referenced to CLK)								
Output delay time – Data Transfer mode	t _{ODLY}	0	_	14	ns			
Output delay time – Identification mode	t _{ODLY}	0	_	50	ns			

SDIO Bus Timing Parameters (Default Mode)





SDIO Bus Timing (High-Speed Mode)

Parameter	Symbol	Minimum	Typical	Maximum	Unit				
SDIO CLK (all values are referred to minimum VIH and maximum VIL									
Frequency – Data Transfer Mode	f _{PP}	0	_	50	MHz				
Frequency – Identification Mode	f _{OD}	0	_	400	kHz				
Clock low time	t _{WL}	7	_	_	ns				
Clock high time	t _{WH}	7	_	_	ns				
Clock rise time	t _{TLH}	-	_	3	ns				
Clock low time	t _{THL}	-	_	3	ns				
Inputs: CMD, DAT (refer- enced to CL	.K)								
Input setup Time	t _{ISU}	6	_	_	ns				
Input hold Time	t _{IH}	2	_	_	ns				
Outputs: CMD, DAT (refer- enced to CLK)									
Output delay time – Data Transfer Mode	t _{ODLY}	_	_	14	ns				
Output hold time	t _{OH}	2.5	_	_	ns				
Total system capacitance (each line)	CL	_	_	40	pF				

SDIO Bus Timing a Parameters (High-Speed Mode)



3.4.2 UART Interface

The BT HCI UART is a standard 4-wire interface (RX, TX, RTS, and CTS) with adjustable baud rates from 115200 bps to 4.0 Mbps.

The interface features an automatic baud rate detection capability that returns a baud rate selection. The baud rate may be changed using a vendor-specific UART HCI command.

The UART has a 1040-byte receive FIFO and a 1040-byte transmit FIFO to support EDR. Access to the FIFOs is through the AHB interface through either DMA or the CPU. The UART supports the Bluetooth UART HCI H4 specification. The default baud rate is 115.2 Kbaud.

The AW-AM342SM UART can perform XON/XOFF flow control and includes hardware support for the Serial Line Input Protocol (SLIP).

It can also perform wake-on activity. For example, activity on the RX or CTS inputs can wake the chip from a sleep state.

Normally, the UART baud rate is set by a configuration record downloaded after device reset, or by automatic baud rate detection, and the host does not need to adjust the baud rate. Support for changing the baud rate during normal HCI UART operation is included through a vendor-specific command that allows the host to adjust the contents of the baud rate registers.

The AW-AM342SM UARTs operate correctly with the host UART as long as the combined baud rate error of the two devices is within $\pm 2\%$.

Pin Number	Signal Name	Description	Туре
A2	BT_UART_TXD	Bluetooth UART Serial Output. Serial data output for the HCI UART Interface	0
B2	BT_UART_RXD	Bluetooth UART Series Input. Serial data input for the HCI UART Interface	I
A3	BT_UART_RTS_N	Bluetooth UART Request-to-Send. Active-low request-to-send signal for the HCI UART interface	1
B1	BT_UART_CTS_N	Bluetooth UART Clear-to-Send. Active-low clear-to-send signal for the HCI UART interface.	0

UART Interface Signals





UART Timing

	Reference Characteristics	Minimum	Typical	Maximum	Unit
1	Delay time, BT_UART_CTS_N low to BT_UART_TXD valid	_	_	1.5	Bit periods
2	Setup time, BT_UART_CTS_N high before midpoint of stop bit	_	_	0.5	Bit periods
3	Delay time, midpoint of stop bit to BT_UART_RTS_N high		_	0.5	Bit periods

UART Timing Specifications



3.4.3 Sequencing of Reset and Regulator Control Signals

The AW-AH306 has two signals that allow the host to control power consumption by enabling or disabling the Bluetooth, WLAN, and internal regulator blocks. These signals are described below. Additionally, diagrams are provided to indicate proper sequencing of the signals for various operational states. The timing values indicated are minimum required values; longer delays are also acceptable.

Description of Control Signals

WL_REG_ON: Used by the PMU to power-up the WLAN section. It is also OR-gated with the BT_REG_ON input to control the internal AW-AH136 regulators. When this pin is high, the regulators are enabled and the WLAN section is out of reset. When this pin is low the WLAN section is in reset. If both the BT_REG_ON and WL_REG_ON pins are low, the regulators are disabled.

BT_REG_ON: Used by the PMU (OR-gated with WL REG ON) to power-up the internal AW-AH136 regulators. If both the BT_REG_ON and WL_REG_ON pins are low, the regulators are disabled. When this pin is low and WL_REG_ON is high, the BT section is in reset.

Note: The AW-AH136 has an internal power-on reset (POR) circuit. The device will be held in reset for a maximum of 110 ms after VDDC and VDDIO have both passed the POR threshold. Wait at least 150 ms after VDDC and VDDIO are available before initiating Host SDIO, UART or SPI accesses.

Note: VBAT should not rise 10%–90% faster than 40 microseconds. VBAT should be up before or at the same time as VDDIO. VDDIO should NOT be present first or be held high before VBAT is high.



Power-Up/Power-Down/Reset Circuits

The AW-AM342SM has two signals that enable or disable the Bluetooth and WLAN circuits and the internal regulator blocks, allowing the host to control power consumption.

Signal	Description
WL_REG_ON	This signal is used by the PMU (with BT_REG_ON) to power-up the WLAN section. It is also OR-gated with the BT EG ON input to control the internal AW-AM342SM regulators. When this pin is high, the regulators are enabled and the WLAN section is out of reset. When this pin is low, the WLAN section is in reset. If BT_REG_ON and WL_REG_ON are both low, the regulators are disabled. This pin has an internal 50 k Ω pull-down resistor that is auto enabled and disabled when the input is low and high, respectively
BT_REG_ON	This signal is used by the PMU (with WL_REG_ON) to decide whether or not to power down the internal AW-AM342SM regulators. If BT_REG_ON and WL_REG_ON are low, the regulators will be disabled. This pin has an internal 50 k Ω pull-down resistor that is auto enabled and disabled when the input is low and high, respectively.

Power-Up/Power-Down/Reset Control Signals



WLAN = ON, Bluetooth = ON



32.678 kHz	
VBAT*	-
VDDIO	-
WL_REG_ON	_
BT_REG_ON	-
*Notes: 1. VBAT should not rise 10%–90% faster than 40 microseconds. 2. VBAT should be up before or at the same time as VDDIO. VDDIO should NOT be present first or be held high before VBAT is high .	

WLAN = OFF, Bluetooth = OFF



WLAN = ON, Bluetooth = OFF





WLAN = OFF, Bluetooth = ON



3.5 Power Consumption^{*}

3.5.1 WLAN

	ltem			VBAT=3.3V					
Band		RW	RF	Transmi	t		Receive		
(GHz)	Mode	(MHz)	Power (dBm)	Max.	Avg.	DUTY %	Max.	Avg.	
	11b@1Mbps	20	18	TBD	TBD	TBD	TBD	TBD	
24	11g@54Mbps	20	16	TBD	TBD	TBD	TBD	TBD	
2.4	11n@MCS7	20	15	TBD	TBD	TBD	TBD	TBD	
	11n@MCS7	40	14	TBD	TBD	TBD	TBD	TBD	
	11a@54Mbps	20	15	TBD	TBD	TBD	TBD	TBD	
	11n@MCS7	20	15	TBD	TBD	TBD	TBD	TBD	
5	11n@MCS7	40	13	TBD	TBD	TBD	TBD	TBD	
	11ac@MCS9 NSS1	80	12	TBD	TBD	TBD	TBD	TBD	

* The power consumption is based on Azurewave test environment, these data for reference only.

3.5.2 Bluetooth

No.		VBAT=3.3V					
	Mode	Transmit		Receive			
		Max.	Avg.	Max.	Avg.		
1	Transmit (DH5)	TBD	TBD	TBD	TBD		
2	Receive (3-DH5)	TBD	TBD	TBD	TBD		

* The power consumption is based on Azurewave test environment, these data for reference only.



3.6 Frequency Reference

An external crystal is used for generating all radio frequencies and normal operation clocking. As an alternative, an external frequency reference may be used. In addition, a low-power oscillator (LPO) is provided for lower power mode timing.

External 32.768KHz Low-Power Oscillator

The AW-AM342SM uses a secondary low frequency clock for low-power-mode timing. Either the internal low- precision LPO or an external 32.768 kHz precision oscillator is required. The internal LPO frequency range is approximately 33 kHz \pm 30% over process, voltage, and temperature, which is adequate for some applications. However, one trade-off caused by this wide LPO tolerance is a small current consumption increase during power save mode that is incurred by the need to wake-up earlier to avoid missing beacons. Whenever possible, the preferred approach is to use a precision external 32.768 kHz clock that meets the requirements listed in below.

Parameter	LPO Clock	Units
Nominal input frequency	32.768	kHz
Frequency accuracy	±250	ppm
Duty cycle	30–70	%
Input signal amplitude	500–1800	mV, p-p
Signal type	Square-wave or sine-wave	_
Input impedance ^a	>100k	Ω

External 32.768 kHz Sleep Clock Specifications

Crystal Interface and Clock Generation

The AW-AM342SM can use an external crystal to provide a frequency reference. The recommended configuration for the crystal oscillator including all external components is shown in below. Consult the reference schematics for the latest configuration.



FORM NO.: FR2-015_AResponsible Department : WBUExpiry Date: ForeverThe information contained herein is the exclusive property of AzureWave and shall not be distributed, reproduced, or
disclosed in whole or in part without prior written permission of AzureWave.Expiry Date: Forever

22



Recommended Oscillator Configuration

A fractional-N synthesizer in the AW-AM342SM generates the radio frequencies, clocks, and data/packet timing, enabling it to operate using a wide selection of frequency references.

The recommended default frequency reference is a 37.4 MHz crystal. The signal characteristics for the crystal interface are listed in table below.

Parameter	Condition notes	Crystal ^a			External Frequency Reference b, c			
		Min	Tvp	Max.	Min.	Tvp.	Max.	Units
Frequency	2.4G and 5G bands	_	37.4	_	_	37.4	_	MHz
Frequency tolerance Without trimming over the lifetime of the equipment, including Temperatured	Without trimming	-20	_	20	-20	_	20	ppm
Crystal load capaci- tance	-	_	16	-	-	-	_	pF
ESR	-	_	_	60	–	_	–	Ω
Drive level	External crystal must be able to tolerate this drive level.	200	_	_	-	_	-	μW
Input impedance	Resistive	_	_	_	30k	100k	_	Ω
(XTAL_XOP)	Capacitive	_	_	7.5	_	_	7.5	pF
XTAL_XOP Input low level	DC-coupled digital signal	_	_	_	0	_	0.2	V
XTAL_XOP Input high level	DC-coupled digital signal	_	-	-	0.9	_	1.1	V
XTAL_XOP input voltage	IEEE 802.11a/b/g operation only	_	-	-	400	_	1100	mVp-p
XTAL_XOP input voltage	IEEE 802.11a/b/g operation only	_	_	-	1	_	_	Vр-р
Duty cycle	37.4 MHz clock	_	_	–	40	50	60	%
Phase Noise ^e (IEEE	37.4 MHz clock at 10 kHz offset	_	_	-	_	_	-134	dBc/Hz
802.11n, 2.4 GHz)	37.4 MHz clock at 100 kHz offset	_	_	-	_	_	-141	dBc/Hz
	37.4 MHz clock at 10 kHz offset	_	-	-	_	-	-142	dBc/Hz
Phase Noise ^e (IEEE 802.11n,5 GHz)	37.4 MHz clock at 100 kHz offset–	-	-	-	_	_	-149	dBc/Hz



4. Mechanical Information

4.1 Mechanical Drawing



TOLERANCES UNLESS OTHERWISE SPECIFIED: ±0.1mm



5. Packaging Information

- 1. One reel = 1,500pcs 12*12 stamp module. (一卷數量為 1500pcs.)
- One production label is pasted on the reel.
 One desiccant & one humidity indicator card are put on the reel.

(卷軸貼上一張生產標籤,同時放上一包防潮包及濕度指示卡.)



3.One reel is put into the anti-static moisture barrier bag with one production label on the bag. (卷軸放進入防靜電鋁袋,再貼上生產標籤.)





4. The anti-static reel is put into the pink bubble wrap.

(防靜電鋁箔袋放進氣泡袋.)

Then put into the inner box with one production label pasted on the box.

(氣泡袋放進內箱中,再貼上一張生產標籤.)



5. One outer box contained <u>5 inner boxes</u>. (一個外箱可放五個內箱盒.)





6. Sealing the carton with Azurewave logo tape. (使用海華 Logo 膠帶將外箱進行工字型封箱)



7. One carton label and one box label are pasted on the carton. If one carton is not full, one balance label will be pasted on the carton (外箱上貼附出貨標籤和箱號標籤;如不滿箱,需貼附尾數標籤)

