

AW-AH306

IEEE 802.11 a/b/g/n Wi-Fi with ac friendly + Bluetooth 5.0 Combo SIP Module

Datasheet

Rev. 0A

DF

(For Standard)



Features

WLAN

- Full IEEE 802.11a/b/g/n/ac compatibility with enhanced performance.
- 802.11ac friendly, MCS8 (256-QAM) for 20 MHz channels in 5 GHz band.
- Single spatial stream with PHY data rates of up to 72.2 Mbps with 802.11n (MCS7) and 78 Mbps with 802.11ac (MCS8).
- 20 MHz channels with optional SGI support for MCS0-MCS7.
- IEEE 802.11ac explicit beamformer support.
- TX and RX low-density parity check (LDPC) support for improved range and power efficiency.
- Receive space-time block coding (STBC)
- On-chip power amplifier/low-noise amplifier for both bands.

Bluetooth

- All optional Bluetooth 5.0 features supported.
- Bluetooth Class 1 or Class 2 transmitter oper ation.
- Supports BDR (1Mbps), EDR (2/3Mbps), BL
 E
- Host controller interface (HCI) using a highspeed UART interface.
- PCM for audio data.



Revision History

Document NO: R2-1306-DST-01

Version	Revision Date	DCN NO.	Description	Initials	Approved
Version0.1	2018/05/29		• First Release	JM.Pang	Chihhao Liao
Version 0.2	2018/11/29		 Update 1.2.1 WLAN 1.4.1 General 1.4.2 WLAN 1.4.3 Bluetooth 	JM.Pang	Chihhao Liao
Version 0.3	2019/07/08		 Update 1.4 Specification tablet 3.2 Recommended Operating Conditions 	JM.Pang	Chihhao Liao
Α	2020/04/06	DCN017075	Datasheet format updatePin map update	JM.Pang	Chihhao Liao



Table of Contents

Revision History	3
Table of Contents	4
1. Introduction	5
1.1 Product Overview	5
1.2 Block Diagram	5
1.4 Specifications Table	6
1.4.1 General	6
1.4.2 WLAN	6
1.4.3 Bluetooth	8
1.4.4 Operating Conditions	9
2. Pin Definition	10
2.1 Pin Map	10
2.2 Pin Table	11
3. Electrical Characteristics	14
3.1 Absolute Maximum Ratings	14
3.2 Recommended Operating Conditions	14
3.3 Digital IO Pin DC Characteristics	14
3.4 Power up Timing Sequence	15
3.4.1 SDIO Host Interface Specification	15
3.4.2 UART Interface	17
3.4.3 Sequencing of Reset and Regulator Control Signals	19
3.5 Power Consumption [*]	23
3.5.1 WLAN	23
3.5.2 Bluetooth	23
4. Mechanical Information	24
4.1 Mechanical Drawing	24
5. Packaging Information	25



1. Introduction

1.1 Product Overview

The Cypress CYW43012 single-chip device integrates an IEEE 802.11a/b/g/n compliant 802.11acfriendly MAC/baseband/radio and Bluetooth 5.0+ EDR (enhanced data rate). It provides a small formfactor solution with minimal external components to drive down cost for mass volumes and allows for handheld device flexibility in size, form, and function. Comprehensive power management circuitry and software ensure the system can meet the needs of highly mobile devices that require minimal power consumption and reliable operation.

1.2 Block Diagram



AW-AH306 BLOCK DIAGRAM



1.4.1 General

Features	Description
Product Description	IEEE 802.11a/b/g/n with ac friendly, Wi-Fi compliant/ Bluetooth
Major Chipset	CYW43012
Host Interface	Wi-Fi: SDIO BT: UART
Dimension	8.5mm x 7mm x 1.21mm
Package	SIP (LGA type)
Antenna	Ant 1: WiFi Tx/Rx + BT
Weight	0.0002g

1.4.2 WLAN

Features	Description
WLAN Standard	IEEE802.11 a/b/g/n with ac friendly
WLAN VID/PID	N/A
WLAN SVID/SPID	N/A
Frequency Rage	2.4 GHz ISM Bands 2.412-2.472 GHz 5.15-5.25 GHz (FCC UNII-low band) for US/Canada and Europe 5.25-5.35 GHz (FCC UNII-middle band) for US/Canada and Europe 5.47-5.725 GHz for Europe 5.725-5.825 GHz (FCC UNII-high band) for US/Canada
Modulation	802.11a/g/n/ac: OFDM 802.11b: CCK(11, 5.5Mbps), DQPSK(2Mbps), BPSK(1Mbps)
Number of Channels	802.11b: USA, Canada and Taiwan $-1 \sim 11$ Most European Countries $-1 \sim 13$ 802.11g: USA and Canada $-1 \sim 11$ Most European Countries $-1 \sim 13$ 802.11n: USA and Canada $-1 \sim 11$

FORM NO.: FR2-015_AResponsible Department : WBUExpiry Date: ForeverThe information contained herein is the exclusive property of AzureWave and shall not be distributed, reproduced, or
disclosed in whole or in part without prior written permission of AzureWave.Expiry Date: Forever

6



	Most European Countries – 1 ~ 13 802.11a:						
	USA – 36, 40, 44, 48, 52, 56, 60, 64, 100, 104, 108, 112, 116, 120, 124, 128, 132, 136, 140, 149, 153, 157, 161, 165						
	2.4G						
		Min	Тур	Max	Unit		
	11b (11Mbps) @EVM<35%	16	18	20	dBm		
	11g (54Mbps) @EVM≦-25 dB	13	15	17	dBm		
Output Douror	11n (HT20 MCS7) @EVM≦-27 dB	13	15	17	dBm		
(Board Level Limit)*	5G						
		Min	Тур	Max	Unit		
	11a (54Mbps) @EVM≦-25 dB	11	13	15	dBm		
	11n (HT20 MCS7) @EVM≦-27 dB	11	13	15	dBm		
	11ac (VHT20 MCS8) @EVM≦-30 dB	8	10	12	dBm		
	2.4G						
		Min	Тур	Max	Unit		
	11b (11Mbps)		-88	-85	dBm		
	11g (54Mbps)		-76	-73	dBm		
	11n (HT20 MCS7)		-76	-73	dBm		
Receiver Sensitivity	5G						
		Min	Тур	Max	Unit		
	11a (54Mbps)		-74	-71	dBm		
	11n (HT20 MCS7)		-74	-71	dBm		
	11ac (VHT20 MCS8)		-70	-67	dBm		
Data Rate	802.11b: 1, 2, 5.5, 11Mbps 802.11a/g: 6, 9, 12, 18, 24, 36, 48, 54Mbps 802.11n:MCS0~7 802.11ac:MCS0~8						
Security	WEP WPA Personal, WPA2 Personal WMM, WMM-PS (U-APSD), WMM-SA, AES (hardware accelerator) TKIP (hardware accelerator) CKIP (software support)						

* If you have any certification questions about output power please contact FAE directly.

FORM NO.: FR2-015_AResponsible Department : WBUExpiry Date: ForeverThe information contained herein is the exclusive property of AzureWave and shall not be distributed, reproduced, or
disclosed in whole or in part without prior written permission of AzureWave.Expiry Date: Forever

7



1.4.3 Bluetooth

Features	Description					
Bluetooth Standard	Bluetooth 5.0					
Bluetooth VID/PID	NA	NA				
Frequency Rage	2402MHz~2480MHz					
Modulation	Header GFSK Payload 2M: 4-DQPSK Payload 3M: 8DPSK					
		Min	Тур	Max	Unit	
Output Power	Low Energy	6	8	10 10	dBm dBm	
	BT Sensitivity (BER<0.1%)					
		Min	Тур	Max	Unit	
Receiver Sensitivity	BR		-88	-85	dBm	
	EDR		-90	-87	dBm	
	Low Energy		-86	-83	dBm	



1.4.4 Operating Conditions

Features	Description
Operating Conditions	
Voltage	VBAT: 3.2~4.4V VIO : 1.8
Operating Temperature	-20 to +70 °C
Operating Humidity	Less than 85%R.H.
Storage Temperature	-40 to +85 °C
Storage Humidity	Less than 60%R.H.
ESD Protection	
Human Body Model	1.8KV per MIL-STD-883H Method 3015.8
Changed Device Model	250V per JEDEC EIA/JESD22-C101E



2. Pin Definition

2.1 Pin Map



AW-AH306 Bottom View Pin Map



2.2 Pin Table

Pin No	Definition	Basic Description	Voltage	Туре
G4	SDIO_CMD	SDIO Command Input		I/O
G7	SDIO_CLK	SDIO Clock Input		I
F8	SDIO_DATA0	SDIO Data Line 0		I/O
G5	SDIO_DATA1	SDIO Data Line 1		I/O
G6	SDIO_DATA2	SDIO Data Line 2		I/O
G8	SDIO_DATA3	SDIO Data Line 3		I/O
D8	SECI_OUTGPIO_ 5	GPIO configuration pin		I/O
D10	GPIO_6	GPIO configuration pin		I/O
E8	SECI_IN/GPIO_4	GPIO configuration pin		I/O
F9	GPIO_2	GPIO configuration pin		I/O
G1	WL_BT_ANT	WLAN/BT RF TX/RX path.		RF
B6	WL_XTAL_IN	Crystal Input(37.4MHz)		l
B7	WL_XTAL_OUT	Crystal Output(37.4MHz)		0
C10	LPO	External 32K or RTC clock		l
E1	CLK_REQ	Reference clock request		I/O
D5	BT_PCM_SYNC	PCM Synchronization control		0
D6	BT_PCM_CLK	PCM Clock		I/O
D4	BT_PCM_IN	PCM data Input		I
D7	BT_PCM_OUT	PCM data Out		0
A3	BT_UART_RTS_ N	High-Speed UART RTS		0
B1	BT_UART_CTS_ N	High-Speed UART CTS		I
A2	BT_UART_TXD	High-Speed UART Data Out		0
B2	BT_UART_RXD	High-Speed UART Data In		l
D1	NC	Floating Pin		Floating
D2	BT_HOSTWAKE	BT Host Wake		0
E9	WL_SDIO_HOST WAKE	WL Host Wake		0
F5	WL_REG_ON	Used by PMU to power up or power down the internal regulators used by the WLAN section. Also, when deasserted, this pin holds the WLAN section in reset. This pin has an internal 200k ohm pull down resistor that is enabled by default. It can be disabled through programming.		I
C9	BT_REG_ON	Used by PMU to power up or power down the internal regulators used by the Bluetooth section. Also, when deasserted, this pin holds the Bluetooth section in reset. This pin has an		1

11



	internal 200k ohm pull down resistor that is enabled by default. It can be disabled through programming.		
ET_LINREG_CA P_OUT	Bypass capacitor connection for internal linear regulator inside envelope tracking module		0
LDO_VDD1P22	Input for CLDO and output for LPLDO		I/O
VDDOUT_BT3P3 _1	Output of 3.3V Bluetooth LDO	3.3V	0
VDDOUT_BT3P3 _2	Output of 3.3V Bluetooth LDO	3.3V	0
VDDOUT_AON	Muxed output of MEM, core, and LPLDOs		0
VDDOUT_MEML PLDO	Output of 0.7V LDO for low-power memory	0.7V	0
VIN_LDO_OUT	Internal Buck voltage generation pin	1.2V	VCC
BT_LDOVDDV1P 22	Bluetooth LDO 1.2V power supply	1.2V	PWR
BT_VDD_XTAL	Power supply to XTAL	3.3V	PWR
BT_XTAL_VDD_ V1P22	Power supply to XTAL	3.3V	PWR
WRF_DIRECT_V DD_V1P22	Input from 1.22V buck regulator driving radio cap-less ,LDOs inside frequency synthesizer	1.22V	PWR
WRF_PMU_VDD _V1P22	Input from 1.22V buck regulator driving radio cap-less LDOs and transmitter blocks	1.22V	PWR
VBAT	3.3V power pin	3.3V	VCC
VBAT_2	3.3V power pin	3.3V	VCC
VDDIO	1.8V VDDIO supply for WLAN and BT	1.8V	VCC
P0	Function pin		I/O
P1	Function pin		I/O
P5_BT_DEV_WA KE	BT Device Wake		I
P6	Function pin		I/O
P7	Function pin		I/O
P8	Function pin		I/O
P9	Function pin		I/O
P11	Function pin		I/O
P12	Function pin		I/O
GND	Ground		GND
GND	Ground.		GND
	ET_LINREG_CA P_OUT LDO_VDD1P22 VDDOUT_BT3P3 _1 VDDOUT_BT3P3 _2 VDDOUT_AON VDDOUT_AON VDDOUT_MEML PLDO VIN_LDO_OUT BT_LDOVDDV1P 22 BT_VDD_XTAL BT_XTAL_VDD_ V1P22 WRF_DIRECT_V DD_V1P22 WRF_PMU_VDD _V1P22 WRF_PMU_VDD _V1P22 VBAT VBAT_2 VDDIO P0 P1 P5_BT_DEV_WA KE P6 P7 P8 P9 P11 P12 GND GND GND GND GND GND GND GND GND GND	internal 200k ohm pull down resistor that is enabled by default. It can be disabled through programming.ET_LINREG_CABypass capacitor connection for internal linear regulator inside envelope tracking moduleLDO_VDD1P22Input for CLDO and output for LPLDOVDDOUT_BT3P3 _1Output of 3.3V Bluetooth LDO2VDDOUT_AONVDDOUT_MEML PLDOOutput of 3.3V Bluetooth LDO2Output of 3.3V Bluetooth LDO2Output of 0.7V LDO for low-power memoryVIN_LDO_OUT BT_VDD_XTALBluetooth LDO 1.2V power supplyBT_VDD_XTAL V1P22Power supply to XTALBT_VDD_XTAL V1P22Power supply to XTALWRF_DIRECT_V V1P22Input from 1.22V buck regulator driving radio cap-less ,LDOs and transmitter blocksVBAT VDDIO1.8V VDDIO supply for WLAN and BTPO Function pinFunction pinP1 P3Function pinP4 C4Function pinP5BT_DEV_WA RERE RG P6Function pinP7 P11 P	internal 200k ohm pull down resistor that is enabled by default. It can be disabled through programming.ET_LINREG_CA P_OUTBypass capacitor connection for internal linear regulator inside envelope tracking moduleLDO_VDD1P22 VDDOUT_BT3P3 _1Input for CLDO and output for LPLDOVDDOUT_BT3P3 _2Output of 3.3V Bluetooth LDO3.3V2Output of 3.3V Bluetooth LDO3.3VVDDOUT_AON VDDOUT_MEML PLDOMuxed output of MEM, core, and LPLDOSVOTVOutput of 0.7V LDO for low-power memory PLDO0.7VNILDO_VDTP 22Bluetooth LDO 1.2V power supply1.2VBT_LDOVDDV1P 22Power supply to XTAL3.3VWRF_DIRECT_V VIP22Input from 1.22V buck regulator driving radio cap-less LDOs and transmitter blocks1.22VVBAT VDDI3.3V power pin3.3VVBAT PO PINCtion pin3.3VPAT PO PINCtion pin3.3VPAT PO PINCtion pin1.8VPO PINCtion pinFunction pinP1 P1 P1 PINCtion pinFunction pinP3 P3 P4Function pinP4 P4 P5 P5 P5 P5 P5 P5 P5 P5 P5 P6Function pinP3 P4 P4 P4 P4 P4 P4 P4 P4 P4Function pinP4 P5 P5 P5 P5 P5 P5 P5 P5 P5 P6

FORM NO.: FR2-015_A

Expiry Date: Forever

The information contained herein is the exclusive property of AzureWave and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of AzureWave.



F2	GND	Ground.	GND
F7	GND	Ground.	GND
G9	GND	Ground.	GND
H1	GND	Ground.	GND
H4	GND	Ground.	GND
H10	GND	Ground.	GND



3. Electrical Characteristics

3.1 Absolute Maximum Ratings

Symbol	Parameter	Minimu m	Typica I	Maximu m	Unit
VBAT	DC supply for the VBAT and PA driver supply	-0.5	-	+5.0	V
V IO	DC supply voltage for digital I/O	-0.5	-	2.20	V
VDDIO RF	DC supply voltage for RF switch I/Os	-0.5	-	4.10	V
Тј	Maximum junction temperature	-	-	125	°C
TBD	Maximum input power for RX input ports	-	-	0	dBm

3.2 Recommended Operating Conditions

Symbol	Parameter	Minimum	Typical	Maximum	Unit
VBAT	Power supply for Internal Regulator and FEM	3.2	3.6	4.4	V
VDDIO	DC supply voltage for digital I/O	1.62	1.8	1.98	V

3.3 Digital IO Pin DC Characteristics

Symbol	Parameter	Minimum	Typical	Maximum	Unit	
Digital I/O pins, VDDIO=1.8V						
VIH	Input high voltage	0.65 x VDDIO	-	-	V	
VIL	Input low voltage	-	-	0.35 × VDDIO	V	
Vон	Output High Voltage @ 2mA	VDDIO - 0.45	-	-	V	
Vol	Output Low Voltage @ 2mA	-	-	0.45	V	



3.4 Power up Timing Sequence

3.4.1 SDIO Host Interface Specification



SDIO Bus Timing (Default Mode)

Parameter	Symbol	Minimum	Typical	Maximum	Unit			
SDIO CLK (All values are referred to minimum VIH and maximum VIL)								
Frequency – Data Transfer mode	fрр	0	_	25	MHz			
Frequency – Identification mode	fod	0	-	400	kHz			
Clock low time	tw∟	10	-	-	ns			
Clock high time	twн	10	-	-	ns			
Clock rise time	tтlн	-	-	10	ns			
Clock low time	tтн∟	-	-	10	ns			
Inputs: CMD, DAT (referenced to CLK)								
Input setup time	t isu	5	-	_	ns			
Input hold time	tıн	5	-	-	ns			
Outputs: CMD, DAT (referenced to CLK)							
Output delay time – Data Transfer mode	todly	0	_	14	ns			
Output delay time – Identification mode	todly	0	_	50	ns			

SDIO Bus Timing Parameters (Default Mode)





SDIO Bus Timing (High-Speed Mode)

Parameter	Symbol	Minimum	Typical	Maximum	Unit		
SDIO CLK (all values are referred to minimum VIH and maximum VIL							
Frequency – Data Transfer Mode	requency – Data Transfer Mode fPP 0 – 50 MHz						
Frequency – Identification Mode	fod	0	_	400	kHz		
Clock low time	tw∟	7	_	-	ns		
Clock high time	twн	7	-	-	ns		
Clock rise time	tт∟н	_	_	3	ns		
Clock low time	tтн∟	_	_	3	ns		
Inputs: CMD, DAT (refer- enced to CI	_K)						
Input setup Time	tis∪	6	_	-	ns		
Input hold Time	tıн	2	-	-	ns		
Outputs: CMD, DAT (refer- enced to (CLK)						
Output delay time – Data Transfer Mode	todly	_	_	14	ns		
Output hold time	toн	2.5	_	_	ns		
Total system capacitance (each line)	CL	-	_	40	pF		

SDIO Bus Timing a Parameters (High-Speed Mode)



3.4.2 UART Interface

The BT HCI UART is a standard 4-wire interface (RX, TX, RTS, and CTS) with adjustable baud rates from 115200 bps to 4.0 Mbps.

The interface features an automatic baud rate detection capability that returns a baud rate selection. The baud rate may be changed using a vendor-specific UART HCI command.

The UART has a 1040-byte receive FIFO and a 1040-byte transmit FIFO to support EDR. Access to the FIFOs is through the AHB interface through either DMA or the CPU. The UART supports the Bluetooth UART HCI H4 specification. The default baud rate is 115.2 Kbaud.

The AW-AH136 UART can perform XON/XOFF flow control and includes hardware support for the Serial Line Input Protocol (SLIP).

It can also perform wake-on activity. For example, activity on the RX or CTS inputs can wake the chip from a sleep state.

Normally, the UART baud rate is set by a configuration record downloaded after device reset, or by automatic baud rate detection, and the host does not need to adjust the baud rate. Support for changing the baud rate during normal HCI UART operation is included through a vendor-specific command that allows the host to adjust the contents of the baud rate registers.

The AW-AH306 UARTs operate correctly with the host UART as long as the combined baud rate error of the two devices is within $\pm 2\%$.

Pin Number	Signal Name	Description	Туре
A2	BT_UART_TXD	Bluetooth UART Serial Output. Serial data output for the HCI UART Interface	0
B2	BT_UART_RXD	Bluetooth UART Series Input. Serial data input for the HCI UART Interface	I
A3	BT_UART_RTS_N	Bluetooth UART Request-to-Send. Active-low request-to-send signal for the HCI UART interface	I
B1	BT_UART_CTS_N	Bluetooth UART Clear-to-Send. Active-low clear-to- send signal for the HCI UART interface.	0

UART Interface Signals





UART Timing

	Reference Characteristics	Minimum	Typical	Maximum	Unit
1	Delay time, BT_UART_CTS_N low to BT_UART_TXD valid	_	_	1.5	Bit periods
2	Setup time, BT_UART_CTS_N high before midpoint of stop bit	_	_	0.5	Bit periods
3	Delay time, midpoint of stop bit to BT_UART_RTS_N high		_	0.5	Bit periods

UART Timing Specifications



3.4.3 Sequencing of Reset and Regulator Control Signals

The AW-AH306 has two signals that allow the host to control power consumption by enabling or disabling the Bluetooth, WLAN, and internal regulator blocks. These signals are described below. Additionally, diagrams are provided to indicate proper sequencing of the signals for various operational states. The timing values indicated are minimum required values; longer delays are also acceptable.

Description of Control Signals

WL_REG_ON: Used by the PMU to power-up the WLAN section. It is also OR-gated with the BT_REG_ON input to control the internal AW-AH136 regulators. When this pin is high, the regulators are enabled and the WLAN section is out of reset. When this pin is low the WLAN section is in reset. If both the BT_REG_ON and WL_REG_ON pins are low, the regulators are disabled.

BT_REG_ON: Used by the PMU (OR-gated with WL REG ON) to power-up the internal AW-AH136 regulators. If both the BT_REG_ON and WL_REG_ON pins are low, the regulators are disabled. When this pin is low and WL_REG_ON is high, the BT section is in reset.

Note: The AW-AH136 has an internal power-on reset (POR) circuit. The device will be held in reset for a maximum of 110 ms after VDDC and VDDIO have both passed the POR threshold. Wait at least 150 ms after VDDC and VDDIO are available before initiating Host SDIO, UART or SPI accesses.

Note: VBAT should not rise 10%–90% faster than 40 microseconds. VBAT should be up before or at the same time as VDDIO. VDDIO should NOT be present first or be held high before VBAT is high.

Power-Up/Power-Down/Reset Circuits

The AW-AM342SM has two signals that enable or disable the Bluetooth and WLAN circuits and the internal regulator blocks, allowing the host to control power consumption.

Signal	Description
WL_REG_ON	This signal is used by the PMU (with BT_REG_ON) to power-up the WLAN section. It is also OR-gated with the BT EG ON input to control the internal AW-AM342SM regulators. When this pin is high, the regulators are enabled and the WLAN section is out of reset. When



	this pin is low, the WLAN section is in reset. If BT_REG_ON and
	WL_REG_ON are both low, the regulators are disabled. This pin has
	an internal 50 k Ω pull-down resistor that is auto enabled and disabled
	when the input is low and high, respectively
	This signal is used by the PMU (with WL_REG_ON) to decide
	whether or not to power down the internal AW-AM342SM regulators. If
BT_REG_ON	BT_REG_ON and WL_REG_ON are low, the regulators will be
	disabled. This pin has an internal 50 k Ω pull-down resistor that is auto
	enabled and disabled when the input is low and high, respectively.

Power-Up/Power-Down/Reset Control Signals



WLAN = ON, Bluetooth = ON



32.678 kHz Sleep Clock	
VBAT*	×
VDDIC	
WL_REG_ON	
BT_REG_ON	
	*Notes: 1. VBAT should not rise 10%–90% faster than 40 microseconds. 2. VBAT should be up before or at the same time as VDDIO. VDDIO should NOT be present first or be held high before VBAT is high .

WLAN = OFF, Bluetooth = OFF



WLAN = ON, Bluetooth = OFF





WLAN = OFF, Bluetooth = ON



3.5 Power Consumption^{*}

3.5.1 WLAN

	Item			VBAT=3.3V				
Band		BW	RF Power (dBm)	Transmit			Receive	
(GHz)	Mode	(MHz)		Max.	Avg.	DUTY %	Max.	Avg.
2.4	11b@1Mbps	20	18	TBD	TBD	TBD	TBD	TBD
	11g@54Mbps	20	16	TBD	TBD	TBD	TBD	TBD
	11n@MCS7	20	15	TBD	TBD	TBD	TBD	TBD
	11n@MCS7	40	14	TBD	TBD	TBD	TBD	TBD
	11a@54Mbps	20	15	TBD	TBD	TBD	TBD	TBD
	11n@MCS7	20	15	TBD	TBD	TBD	TBD	TBD
5	11n@MCS7	40	13	TBD	TBD	TBD	TBD	TBD
	11ac@MCS9 NSS1	80	12	TBD	TBD	TBD	TBD	TBD

* The power consumption is based on Azurewave test environment, these data for reference only.

3.5.2 Bluetooth

No.		VBAT=3.3V				
	Mode	Transmit		Receive		
		Max.	Avg.	Max.	Avg.	
1	Transmit (DH5)	TBD	TBD	TBD	TBD	
2	Receive (3-DH5)	TBD	TBD	TBD	TBD	

* The power consumption is based on Azurewave test environment, these data for reference only.



4. Mechanical Information

4.1 Mechanical Drawing





TOLERANCES UNLESS OTHERWISE SPECIFIED: ±0. Imm



5. Packaging Information

5-1 Module photo



5-2 Put module in the same location. The module polarity direction is on the upper left of the tape carrier.

尺寸栏

 1.75 ± 0.10

22.25 MIN

 11.50 ± 0.10

 2.00 ± 0.10 1.50 ± 0.10

 4.00 ± 0.10

 40.00 ± 0.20

 24.00 ± 0.30

 12.00 ± 0.10 7.30 ± 0.10

 8.80 ± 0.10

 1.70 ± 0.10 0.30 ± 0.05

E

F

W

Р

t







AFFIX PACKING LABEL

5-4



AFFIX PACKING LABEL

5-5



PINK BUBBLE WRAP







AFFIX PACKING LABEL

5-7

1 Carton= 5 Boxes



5-8



AFFIX PACKING LABEL

Note: 1 tape reel = 1 box = 2,800pcs

1 carton = 5 boxes = 5 * 2,800pcs=14,000pcs

 FORM NO.: FR2-015_A
 Responsible Department : WBU
 Expiry Date: Forever

 The information contained herein is the exclusive property of AzureWave and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of AzureWave.
 Expiry Date: Forever

27